Data Sheet, Rev. 2.0, Apr. 2005

# **OctalFALC<sup>™</sup>**

Octal E1/T1/J1 Framer and Line Interface Component for Long- and Short-Haul Applications PEF 22558 E, Version 1.1

Wireline Communications



Never stop thinking.

The information in this document is subject to change without notice.

Edition 2005-04-12 Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany © Infineon Technologies AG 2005. All Rights Reserved.

#### **Attention please!**

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



#### PEF 22558 E, Octal E1/T1/J1 Framer and Line Interface Component for Long- and Short-Haul Applications

#### Revision History: 2005-04-12, Rev. 2.0

Previous Ver	Previous Version:	
Page	Subjects (major changes since last revision)	
24	Pin RES has no internal pull up resistor	
53	Pin MCLK has an internal pull up resistor	
25	Pin IM1 has an internal pull down resistor	
58	Pins XDI(1:8) have internal pull up resisitors	
337, 548	Reset values of registers TXP(1:8) are 38hex, see TXP1_E or TXP1_T	
111, 112	Recommended pulse shaper programming values changed, see Table 25 and Table 26	
84	Acknowledge frame structure of the SCI interface, description reworked, see Figure 10	
165	Bit robbing idle functionality in F72 mode together with serial CAS, see Chapter 5.3.3	
97	Receiver sensitivity in E1 mode, see Chapter 3.6.1, Chapter 3.6.2 and Chapter 13.3	
RFIFO2L_E	Receive FIFO registers RFIFO(1:3)(H,L) have reset values 'xx <sub>H</sub> ', see RFIFO2L_E for example	
CMR6_E, CMR6_T	Ordering of TCLK frequencies and register bits CMR6.STF changed	
654	FSC timing parameter values, see Figure 119	

#### Trademarks

ABM<sup>®</sup>, ACE<sup>®</sup>, AOP<sup>®</sup>, ARCOFI<sup>®</sup>, ASM<sup>®</sup>, ASP<sup>®</sup>, DigiTape<sup>®</sup>, DuSLIC<sup>®</sup>, EPIC<sup>®</sup>, ELIC<sup>®</sup>, FALC<sup>®</sup>, GEMINAX<sup>®</sup>, IDEC<sup>®</sup>, INCA<sup>®</sup>, IOM<sup>®</sup>, IPAT<sup>®</sup>-2, ISAC<sup>®</sup>, ITAC<sup>®</sup>, IWE<sup>®</sup>, IWORX<sup>®</sup>, MUSAC<sup>®</sup>, MuSLIC<sup>®</sup>, OCTAT<sup>®</sup>, OptiPort<sup>®</sup>, POTSWIRE<sup>®</sup>, QUAT<sup>®</sup>, QuadFALC<sup>®</sup>, SCOUT<sup>®</sup>, SICAT<sup>®</sup>, SICOFI<sup>®</sup>, SIDEC<sup>®</sup>, SLICOFI<sup>®</sup>, SMINT<sup>®</sup>, SOCRATES<sup>®</sup>, VINETIC<sup>®</sup>, 10BaseV<sup>®</sup>, 10BaseVX<sup>®</sup> are registered trademarks of Infineon Technologies AG. 10BaseS<sup>™</sup>, EasyPort<sup>™</sup>, VDSLite<sup>™</sup> are trademarks of Infineon Technologies AG. Microsoft<sup>®</sup> is a registered trademark of Microsoft Corporation, Linux<sup>®</sup> of Linus Torvalds, Visio<sup>®</sup> of Visio Corporation, and FrameMaker<sup>®</sup> of Adobe Systems Incorporated.



	Preface	16
<b>1</b> 1.1 1.2 1.3	Introduction         Features         Logic Symbol         Typical Applications	19 22
<b>2</b> 2.1 2.2 2.3	Pin Descriptions         Pin Diagram PG-LBGA-256 (top view)         Pin Definitions and Functions         Pin Strapping	24 24
<b>3</b> 3.1 3.1.1 3.1.2 3.2 3.3 3.4 3.4 3.4.1 3.4.1.1	Functional Description E1/T1/J1         Compatibility         Software Compatibility         Hardware Compatibility         Functional Overview         Block Diagram         Functional Blocks         Asynchronous Micro Controller Interface (Intel or Motorola mode)         Mixed Byte/Word Access to the FIFOs	76 76 77 77 79 79 79
3.4.2 3.4.2.1 3.4.2.2 3.4.3 3.4.4 3.4.5 3.4.6 3.4.6.1	Serial Micro Controller Interfaces SCI Interface SPI Interface FIFO Structure Interrupt Interface Boundary Scan Interface Master Clocking Unit PLL (Reset and Configuring)	81 85 86 88 91 93
3.5 3.6 3.6.1 3.6.2 3.6.3 3.6.4	Line Coding . Receive Path Receive Line Interface . Receive Equalization Network . Receive Line Attenuation Indication . Receive Clock and Data Recovery .	95 96 97 98 98
3.6.5 3.6.6 3.6.7 3.7 3.7.1 3.7.2 3.7.3	Receive Jitter Attenuator	98 101 102 106 106 108
3.7.4 3.7.5 3.7.5.1 3.7.5.2 3.7.6 3.8	Transmit Jitter Attenuator         Programmable Pulse Shaper and Line Build-Out         QuadFALC® Compatible Programming         Programming with TXP(16:1) Registers         Transmit Line Monitor         Multi Function Ports	108 109 110 111 112
<b>4</b> 4.1 4.1.1 4.1.2 4.1.3 4.1.4	Functional Description E1	115 115 115 115



4.1.5	Output Jitter (E1)
4.1.6	Framer/Synchronizer (E1) 117
4.1.7	Receive Elastic Buffer (E1) 117
4.2	Transmit Path (E1)
4.2.1	Transmit Elastic Buffer (E1)
4.3	Signaling Controller (E1)
4.3.1	HDLC or LAPD Access (E1)
4.3.2	Support of Signaling System #7 (E1) 121
4.3.3	S <sub>a</sub> -Bit Access in Receive Direction (E1) 123
4.3.4	S <sub>a</sub> -Bit Access in Transmit Direction (E1) 123
4.3.5	Channel Associated Signaling CAS (E1) 123
4.3.5.1	Serial Receive CAS (E1)
4.3.5.2	Serial Transmit CAS (E1) 124
4.3.5.3	Parallel Receive CAS (E1)
4.3.5.4	Parallel Transmit CAS (E1) 125
4.4	Framer Operating Modes (È1) 125
4.4.1	General (E1)
4.4.2	Doubleframe Format (E1)
4.4.2.1	Transmit Transparent Modes (E1) 127
4.4.2.2	Synchronization Procedure (E1) 127
4.4.2.3	A-Bit Access (E1)
4.4.2.4	S <sub>a</sub> -Bit Access (E1)
4.4.3	CRC-Multiframe (E1)
4.4.3.1	Synchronization Procedure (E1) 129
4.4.3.2	Automatic Force Resynchronization (E1) 129
4.4.3.3	Floating Multiframe Alignment Window (E1) 129
4.4.3.4	CRC4 Performance Monitoring (E1) 130
4.4.3.5	Modified CRC4 Multiframe Alignment Algorithm (E1) 130
4.4.3.6	A-Bit Access (E1)
4.4.3.7	S <sub>a</sub> -Bit Access (E1)
4.4.3.8	E-Bit Access (È1)
4.5	Additional Receive Framer Functions (E1) 133
4.5.1	Error Performance Monitoring and Alarm Handling (E1)
4.5.1.1	Remote Defect Indication RDI (E1) 135
4.5.2	Automatic Modes (E1)
4.5.3	Error Counter (E1)
4.5.4	Errored Second (É1)
4.5.5	One-Second Timer (E1)
4.5.6	In-Band Loop Generation, Detection and Loop Switching (E1)
4.5.7	Time Slot 0 Transparent Mode (E1) 137
4.6	System Interface in E1 Mode
4.6.1	System Multiplexer/Demultiplexer (E1) 140
4.6.2	Receive System Interface (E1) 142
4.6.2.1	Receive Offset Programming (E1) 143
4.6.3	Transmit System Interface (E1)
4.6.3.1	Transmit Offset Programming (E1) 148
4.6.4	Time Slot Assigner (E1)
4.7	Test Functions (Ĕ1)
4.7.1	Pseudo-Random Binary Sequence Generation and Monitor (E1)
4.7.2	Remote Loop (E1)
4.7.3	Payload Loop-Back (E1)
4.7.4	Local Loop (E1)
4.7.5	Single Channel Loop-Back (E1) 153



4.7.6 4.7.7	Alarm Simulation (E1)       Single Bit Defect Insertion (E1)	
5	Functional Description T1/J1	155
5.1	Receive Path in T1/J1 Mode	
5.1.1	Receive Line Coding (T1/J1)	
5.1.2	Loss-of-Signal Detection (T1/J1)	155
5.1.3	Receive Jitter Attenuation Performance (T1/J1)	
5.1.4	Jitter Tolerance (T1/J1)	
5.1.5	Output Jitter (T1/J1)	
5.1.6	Framer/Synchronizer (T1/J1)	
5.1.7	Receive Elastic Buffer (T1/J1)	
5.2	Transmit Path in T1/J1 Mode	
5.2.1	Transmit Elastic Buffer (T1/J1)	
5.3	Signaling Controller (T1/J1)	
5.3.1	HDLC or LAPD Access (T1/J1)	
5.3.2	Support of Signaling System #7 (T1/J1)	
5.3.3	CAS Bit-Robbing (T1/J1)	
5.3.3.1	Serial Receive CAS Bit-Robbing (T1/J1)	
5.3.3.2	Serial Transmit CAS Bit-Robbing (T1/J1)	
5.3.3.3	Parallel Receive CAS Bit-Robbing (T1/J1)	
5.3.3.4	Parallel Transmit CAS Bit-Robbing (T1/J1)	
5.3.4	Bit Oriented Messages (BOM) in ESF-DL Channel (T1/J1)	166
5.3.5	4 kbit/s Data Link Access in F72 Format (T1/J1)	
5.3.6	Data Link Access in ESF/F24 and F72 Format (T1/J1)	
5.3.6.1	DL-Bit Access in ESF Format (T1/J1)	167
5.3.7	Periodical Performance Report in ESF/F24 Format (T1/J1)	168
5.4	Framer Operating Modes (T1/J1)	
5.4.1	General (T1/J1)	170
5.4.2	General Aspects of Synchronization (T1/J1)	170
5.4.3	Addition for F12 and F72 Format (T1/J1)	170
5.4.4	4-Frame Multiframe (F4 Format, T1/J1)	
5.4.4.1	Synchronization Procedure (T1/J1)	
5.4.5	12-Frame Multiframe (D4 or SF Format, T1/J1)	
5.4.5.1	Synchronization Procedure (T1/J1)	
5.4.6	Extended Superframe (F24 or ESF Format, T1/J1)	
5.4.6.1	Synchronization Procedures (T1/J1)	174
5.4.6.2	Remote Alarm (yellow alarm) Generation/Detection (T1/J1)	175
5.4.6.3	CRC6 Generation and Checking (T1/J1)	
5.4.7	72-Frame Multiframe (SLC96 Format, T1/J1)	
5.4.7.1	Synchronization Procedure (T1/J1)	
5.4.8	Summary of Frame Conditions (T1/J1)	
5.5	Additional Receive Framer Functions (T1/J1)	
5.5.1	Error Performance Monitoring and Alarm Handling (T1/J1)	
5.5.1.1	Severely Errored Frame Indication SEF (T1/J1)	
5.5.2	Automatic Modes (T1/J1))	
5.5.3	Error Counter (T1/J1)	
5.5.3.1	Frame Error Counter FEC (T1/J1)	
5.5.4	Errored Second (T1/J1)	
5.5.5	One-Second Timer (T1/J1)	
5.5.6 5.5.7	Clear Channel Capability (T1/J1) In-Band Loop Generation, Detection and Loop Switching (T1/J1)	
5.5.8	Bit Oriented Messages (BOM): Generation, Detection and Loop Switching (T1/J1)	
0.0.0	Die Onenieu Messages (DOM). Generation, Delection and Loop Switching (11/31)	103



5.5.9	Transparent Mode (T1/J1)	184
5.5.10	Pulse-Density Detection (T1/J1)	184
5.6	System Interface in T1/J1 Mode	184
5.6.1	System Multiplexer/Demultiplexer (T1/J1)	186
5.6.2	Receive System Interface (T1/J1)	
5.6.2.1	Receive Offset Programming (T1/J1)	
5.6.3	Transmit System Interface (T1/J1)	
5.6.3.1	Transmit Offset Programming (T1/J1)	
5.6.4	Time Slot Assigner (T1/J1)	
5.7	Test Functions (T1/J1)	
5.7.1		
•	Pseudo-Random Binary Sequence Generation and Monitor (T1/J1)	
5.7.2	Remote Loop (T1/J1)	
5.7.3	Payload Loop-Back (T1/J1)	
5.7.4	Local Loop (T1/J1)	
5.7.5	Single Channel Loop-Back (loop-back of time slots) (T1/J1)	
5.7.6	Alarm Simulation (T1/J1)	
5.7.7	Single Bit Defect Insertion (T1/J1)	
5.8	J1-Feature Overview	205
6	Register Description	207
0		
7	E1 Registers	
7.1	Detailed Description of E1 Control Registers	218
7.2	Detailed Description of E1 Status Registers	350
8	T1/J1 Registers	100
<b>o</b> 8.1	•	
	Detailed Description of T1/J1 Control Registers	
8.2	Detailed Description of T1/J1 Status Registers	562
9	Package Outlines	633
9 10	•	
10	Electrical Characteristics	634
<b>10</b> 10.1	Electrical Characteristics	634 639
<b>10</b> 10.1 10.1.1	Electrical Characteristics AC Characteristics Master Clock Timing	634 639 639
<b>10</b> 10.1 10.1.1 10.1.2	Electrical Characteristics	634 639 639 639
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3	Electrical Characteristics	634 639 639 639 640
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3 10.1.4	Electrical Characteristics	634 639 639 639 640 641
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3 10.1.4 10.1.4.1	Electrical Characteristics	634 639 639 639 640 641 641
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3 10.1.4 10.1.4.1 10.1.4.2	Electrical Characteristics	634 639 639 640 641 641 643
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3 10.1.4 10.1.4.1 10.1.4.2 10.1.4.3	Electrical Characteristics	634 639 639 640 641 641 643 645
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3 10.1.4 10.1.4.1 10.1.4.2 10.1.4.3 10.1.4.4	Electrical Characteristics AC Characteristics Master Clock Timing JTAG Boundary Scan Interface Reset Asynchronous Microprocessor Interface Intel Bus Interface Mode Motorola Bus Interface Mode SCI Interface SPI Interface	634 639 639 640 641 641 643 645 645
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3 10.1.4 10.1.4.1 10.1.4.3 10.1.4.3 10.1.4.4 10.1.5	Electrical Characteristics AC Characteristics Master Clock Timing JTAG Boundary Scan Interface Reset Asynchronous Microprocessor Interface Intel Bus Interface Mode Motorola Bus Interface Mode SCI Interface SPI Interface Digital Line Interface	634 639 639 640 641 641 643 645 645 645
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3 10.1.4 10.1.4.1 10.1.4.2 10.1.4.3 10.1.4.4 10.1.5 10.1.6	Electrical Characteristics AC Characteristics Master Clock Timing JTAG Boundary Scan Interface Reset Asynchronous Microprocessor Interface Intel Bus Interface Mode Motorola Bus Interface Mode SCI Interface SPI Interface Digital Line Interface	634 639 639 640 641 641 643 645 645 645 646
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3 10.1.4 10.1.4.1 10.1.4.2 10.1.4.3 10.1.4.4 10.1.5 10.1.6 10.1.7	Electrical Characteristics AC Characteristics Master Clock Timing JTAG Boundary Scan Interface Reset Asynchronous Microprocessor Interface Intel Bus Interface Mode Motorola Bus Interface Mode SCI Interface SPI Interface Digital Line Interface System Interface Pulse Templates - Transmitter	634 639 639 640 641 641 643 645 645 645 646 648 655
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3 10.1.4 10.1.4.1 10.1.4.2 10.1.4.3 10.1.4.3 10.1.4.4 10.1.5 10.1.6 10.1.7 10.1.7.1	Electrical Characteristics AC Characteristics Master Clock Timing JTAG Boundary Scan Interface Reset Asynchronous Microprocessor Interface Intel Bus Interface Mode Motorola Bus Interface Mode SCI Interface SPI Interface Digital Line Interface System Interface Pulse Templates - Transmitter Pulse Template E1	634 639 639 640 641 643 645 645 645 646 648 655 655
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3 10.1.4 10.1.4.1 10.1.4.2 10.1.4.3 10.1.4.4 10.1.5 10.1.6 10.1.7	Electrical Characteristics AC Characteristics Master Clock Timing JTAG Boundary Scan Interface Reset Asynchronous Microprocessor Interface Intel Bus Interface Mode Motorola Bus Interface Mode SCI Interface SPI Interface Digital Line Interface System Interface Pulse Templates - Transmitter	634 639 639 640 641 643 645 645 645 646 648 655 655
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3 10.1.4 10.1.4.1 10.1.4.2 10.1.4.3 10.1.4.3 10.1.4.4 10.1.5 10.1.6 10.1.7 10.1.7.1	Electrical Characteristics AC Characteristics Master Clock Timing JTAG Boundary Scan Interface Reset Asynchronous Microprocessor Interface Intel Bus Interface Mode Motorola Bus Interface Mode SCI Interface SPI Interface Digital Line Interface System Interface Pulse Templates - Transmitter Pulse Template E1	634 639 639 640 641 643 645 645 645 646 655 655 656
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3 10.1.4 10.1.4.1 10.1.4.2 10.1.4.3 10.1.4.3 10.1.4.4 10.1.5 10.1.6 10.1.7 10.1.7.1 10.1.7.2	Electrical Characteristics AC Characteristics Master Clock Timing JTAG Boundary Scan Interface Reset Asynchronous Microprocessor Interface Intel Bus Interface Mode Motorola Bus Interface Mode SCI Interface SPI Interface Digital Line Interface System Interface Pulse Templates - Transmitter Pulse Template E1 Pulse Template E1 Pulse Template T1.	634 639 639 640 641 643 645 645 645 646 655 655 655 656 657
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3 10.1.4 10.1.4.1 10.1.4.2 10.1.4.3 10.1.4.3 10.1.4.4 10.1.5 10.1.6 10.1.7 10.1.7.1 10.1.7.2 10.2	Electrical Characteristics AC Characteristics Master Clock Timing JTAG Boundary Scan Interface Reset Asynchronous Microprocessor Interface Intel Bus Interface Mode Motorola Bus Interface Mode SCI Interface SPI Interface Digital Line Interface System Interface Pulse Templates - Transmitter Pulse Template E1 Pulse Template T1 Capacitances	634 639 639 640 641 643 645 645 645 645 655 655 656 657 657
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3 10.1.4 10.1.4.1 10.1.4.2 10.1.4.3 10.1.4.4 10.1.5 10.1.6 10.1.7 10.1.7.1 10.1.7.2 10.2 10.3	Electrical Characteristics AC Characteristics Master Clock Timing JTAG Boundary Scan Interface Reset Asynchronous Microprocessor Interface Intel Bus Interface Mode Motorola Bus Interface Mode SCI Interface SPI Interface Digital Line Interface System Interface Pulse Templates - Transmitter Pulse Template E1 Pulse Template E1 Pulse Template T1. Capacitances Package Characteristics	634 639 639 640 641 643 645 645 645 645 655 655 656 657 657 658
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3 10.1.4 10.1.4.1 10.1.4.2 10.1.4.3 10.1.4.4 10.1.5 10.1.6 10.1.7 10.1.7.1 10.1.7.2 10.2 10.3 10.4	Electrical Characteristics AC Characteristics Master Clock Timing JTAG Boundary Scan Interface Reset Asynchronous Microprocessor Interface Intel Bus Interface Mode Motorola Bus Interface Mode SCI Interface SCI Interface SPI Interface Digital Line Interface System Interface Pulse Templates - Transmitter Pulse Template E1 Pulse Template E1 Pulse Template T1. Capacitances Package Characteristics Test Configuration	634 639 639 640 641 643 645 645 645 645 655 656 657 657 658 658
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3 10.1.4 10.1.4.1 10.1.4.2 10.1.4.3 10.1.4.4 10.1.5 10.1.6 10.1.7 10.1.7.1 10.1.7.2 10.2 10.3 10.4 10.4.1 10.4.2	Electrical Characteristics AC Characteristics Master Clock Timing JTAG Boundary Scan Interface Reset Asynchronous Microprocessor Interface Intel Bus Interface Mode Motorola Bus Interface Mode SCI Interface SPI Interface Digital Line Interface System Interface Pulse Templates - Transmitter Pulse Template E1 Pulse Template E1 Pulse Template T1. Capacitances Package Characteristics Test Configuration AC Tests Power Supply Test	634 639 639 640 641 643 645 645 645 645 655 655 656 657 657 658 658 658
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3 10.1.4 10.1.4.1 10.1.4.2 10.1.4.3 10.1.4.4 10.1.5 10.1.6 10.1.7 10.1.7.1 10.1.7.1 10.1.7.2 10.2 10.3 10.4 10.4.1 10.4.2 <b>11</b>	Electrical Characteristics         AC Characteristics         Master Clock Timing         JTAG Boundary Scan Interface         Reset         Asynchronous Microprocessor Interface         Intel Bus Interface Mode         Motorola Bus Interface Mode         SCI Interface         SPI Interface         Digital Line Interface         Pulse Templates - Transmitter         Pulse Template E1         Pulse Template T1         Capacitances         Package Characteristics         Test Configuration         AC Tests         Power Supply Test         Operational Description	634 639 639 640 641 643 645 645 645 655 655 655 655 657 657 658 658 658 658 658 658
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3 10.1.4 10.1.4.1 10.1.4.2 10.1.4.3 10.1.4.4 10.1.5 10.1.6 10.1.7 10.1.7.1 10.1.7.1 10.1.7.2 10.2 10.3 10.4 10.4.1 10.4.2 <b>11</b> 11.1	Electrical Characteristics         AC Characteristics         Master Clock Timing         JTAG Boundary Scan Interface         Reset         Asynchronous Microprocessor Interface         Intel Bus Interface Mode         Motorola Bus Interface Mode         SCI Interface         SPI Interface         Digital Line Interface         Pulse Templates - Transmitter         Pulse Template E1         Pulse Template T1         Capacitances         Package Characteristics         Test Configuration         AC Tests         Power Supply Test         Operational Description         Operational Overview	634 639 639 640 641 643 645 645 645 645 655 656 657 657 658 658 658 658 658 658 661 661
<b>10</b> 10.1 10.1.1 10.1.2 10.1.3 10.1.4 10.1.4.1 10.1.4.2 10.1.4.3 10.1.4.4 10.1.5 10.1.6 10.1.7 10.1.7.1 10.1.7.1 10.1.7.2 10.2 10.3 10.4 10.4.1 10.4.2 <b>11</b>	Electrical Characteristics         AC Characteristics         Master Clock Timing         JTAG Boundary Scan Interface         Reset         Asynchronous Microprocessor Interface         Intel Bus Interface Mode         Motorola Bus Interface Mode         SCI Interface         SPI Interface         Digital Line Interface         Pulse Templates - Transmitter         Pulse Template E1         Pulse Template T1         Capacitances         Package Characteristics         Test Configuration         AC Tests         Power Supply Test         Operational Description	634 639 639 640 641 643 645 645 645 655 656 657 657 658 658 658 658 658 661 661 661



11.4	Device Configuration in E1 Mode	
11.5	Device Configuration in T1/J1 Mode	
11.6	Device Configuration for Digital Clock Interface Mode (DCIM)	. 669
12	Signaling Controller Operating Modes	. 670
12.1	HDLC Mode	
12.1.1	Non-Auto Mode	670
12.1.2	Transparent Mode 1	. 670
12.1.3	Transparent Mode 0	
12.1.4	SS7 Support	
12.1.5	Receive Data Flow	
12.1.6		
12.2	Extended Transparent Mode	
12.3	Signaling Controller Functions	
12.3.1	Transparent Transmission and Reception	
12.3.2	CRC on/off Features	
12.3.3	Receive Address Pushed to RFIFO	
12.3.4 12.3.5	HDLC Data Transmission	
12.3.5	HDLC Data Reception	
12.3.0	S <sub>a</sub> -bit Access (E1)	
13	Appendix	
13.1	Protection Circuitry	
13.2	Application Notes	
13.3	Software Support	677
	Terminology	680
	Index	683
	Index	684



# List of Figures

Figure 1	Logic Symbol	22
Figure 2	Multiple E1/T1/J1 Link over Frame Relay	23
Figure 3	8-Channel E1/T1/J1-Interface to the ATM Layer	23
Figure 4	Pin Configuration (Ball Layout) PG-LBGA-256	24
Figure 5	Basic Operation Modes	
Figure 6	Block Diagram	
Figure 7	SCI Interface Application with Point To Point Connections	
Figure 8	SCI Interface Application with Multipoint To Multipoint Connection	
Figure 9	SCI Message Structure of OctalFALC <sup>™</sup>	
Figure 10	Frame Structure of OctalFALC <sup>™</sup> SCI Messages	
Figure 11	Principle of Building Addresses and RSTA bytes in the SCI ACK Message of the OctalFALC <sup>TM</sup> .	
Figure 12	Read Status Byte (RSTA) byte of the SCI Acknowledge (ACK)	
Figure 13	SPI Read Operation	
Figure 14	SPI Write Operation	
Figure 15	FIFO Word Access in Intel Mode (shown for 128 byte depth)	
Figure 16	FIFO Word Access in Motorola Mode (shown for 64 byte depth)	
Figure 17	Interrupt Status Registers in Compatibility Mode (COMP = 1) for one pseudo QuadFALC®	
Figure 18	Interrupt Status Registers for COMP = '0'	
Figure 19	Block Diagram of Test Access Port and Boundary Scan	
Figure 20	Flexible Master Clock Unit	
Figure 21	Receive System of one channel	
Figure 22	Recovered and Receive Clock Selection of a pseudo QuadFALC® in compatibility mode	
Figure 23	Recovered and Receive Clock Selection of a OctalFALC <sup>™</sup> in Generic Mode	
Figure 24	Principle of Configuring the DCO-R and DCO-X Corner Frequencies	
Figure 25	Receiver Configuration with Integrated Analog Switch for Receive Impedance Matching	
Figure 26	Receive Line Monitoring RLM (shown for one line)	
Figure 27	Redundancy Application using RLM (shown for one line)	
Figure 28	Long Haul Redundancy Application using the Analog Switch (shown for one line)	
Figure 29	Transmit System of one channel	
Figure 30	Transmit Line Interface.	
Figure 31	Clocking and Data in Remote Loop Configuration	109
Figure 32	Measurement Configuration for E1 Transmit Pulse Template	
Figure 33	Measurement Configuration for T1/J1 Transmit Pulse Template	
Figure 34	Transmit Line Monitor Configuration.	
Figure 35	Jitter Attenuation Performance (E1)	
Figure 36	Jitter Tolerance (E1)	
Figure 37	The Receive Elastic Buffer as Circularly Organized Memory	118
Figure 38	HDLC Controller Standard Configuration	
Figure 39	HDLC Controller Inverse Configuration	120
Figure 40	Automatic Handling of Errored Signaling Units.	
Figure 41	2.048 MHz Receive Signaling Highway (E1)	124
Figure 42	2.048 MHz Transmit Signaling Highway (E1)	
Figure 43	CRC4 Multiframe Alignment Recovery Algorithms (E1)	133
Figure 44	Principle of Configuring the SEC/FSC Pin	
Figure 45	System Interface of one Channel	140
Figure 46	System Multiplexer/Demultiplexer	141
Figure 47	System Multiplexe Modes, shown for RDO only.	
Figure 48	Receive System Interface Clocking of one Channel (E1).	143
Figure 49	SYPR Offset Programming (2.048 Mbit/s, 2.048 MHz)	
Figure 50	SYPR Offset Programming (8.192 Mbit/s, 8.192 MHz)	145
Figure 51	RFM Offset Programming (2.048 Mbit/s, 2.048 MHz)	145
Figure 52	RFM Offset Programming (8.192 Mbit/s, 8.192 MHz)	
Figure 53	Transmit System Interface Clocking: 2.048 MHz (E1)	147



# List of Figures

Figure 54	Transmit System Interface Clocking: 8.192 MHz/4.096 Mbit/s (E1)	148
Figure 55	SYPX Offset Programming (2.048 Mbit/s, 2.048 MHz).	149
Figure 56	SYPX Offset Programming (8.192 Mbit/s, 8.192 MHz).	149
Figure 57	Remote Loop (E1)	
Figure 58	Payload Loop (E1)	
Figure 59	Local Loop (E1)	
Figure 60	Single Channel Loop-Back (E1)	
Figure 61	Jitter Attenuation Performance (T1/J1).	
Figure 62	Jitter Tolerance (T1/J1).	
Figure 63	The Receive Elastic Buffer as Circularly Organized Memory	160
Figure 64	HDLC Controller Standard Configuration	
Figure 65	HDLC Controller Inverse Configuration	
Figure 66	Automatic Handling of Errored Signaling Units.	
Figure 67	Standard DL-Bit Access in ESF Mode (T1/J1) in receive direction	
Figure 68	Improved DL-Bit Access in ESF Mode (T1/J1) in receive direction	
Figure 69	Influences on Synchronization Status (T1/J1)	
Figure 70	Principle of Configuring the SEC/FSC Pin	
Figure 71	System Interface of one Channel	
Figure 72	System Multiplexer/Demultiplexer (T1/J1)	
Figure 73	System Multiplex Modes in T1/J1, shown for RDO only	
Figure 74	Receive System Interface Clocking (T1/J1)	
Figure 75	SYPR Offset Programming (1.544 Mbit/s, 1.544 MHz)	
Figure 76	SYPR Offset Programming (6.176 Mbit/s, 6.176 MHz)	
Figure 77	RFM Offset Programming (1.544 Mbit/s, 1.544 MHz)	
Figure 78	RFM Offset Programming (6.176 Mbit/s, 6.176 MHz)	
Figure 79	2.048 MHz Receive Signaling Highway (T1/J1)	
Figure 80	Receive FS/DL-Bits in Time Slot 0 on RDO (T1/J1)	
Figure 81	1.544 MHz Receive Signaling Highway (T1/J1)	
Figure 82	Transmit System Clocking: 1.544 MHz (T1/J1)	
Figure 83	Transmit System Clocking: 8.192 MHz/4.096 Mbit/s (T1/J1)	
Figure 84	2.048 MHz Transmit Signaling Clocking (T1/J1)	
Figure 85	1.544 MHz Transmit Signaling Highway (T1/J1)	
Figure 86	Signaling Marker for CAS/CAS-CC Applications (T1/J1)	
Figure 87	Signaling Marker for CAS-BR Applications (T1/J1)	
Figure 88	Transmit FS/DL Bits on XDI (T1/J1).	
Figure 89	SYPX Offset Programming (1.544 Mbit/s, 1.544 MHz).	199
Figure 90	SYPX Offset Programming (6.176 Mbit/s, 6.176 MHz).	
Figure 91	Remote Loop (T1/J1)	
Figure 92	Payload Loop (T1/J1)	
Figure 93	Local Loop (T1/J1)	204
Figure 94	Channel Loop-Back (T1/J1)	205
Figure 95	Register Compatibility for CIS and GIS	
Figure 96	Register Compatibility for VSTR	210
Figure 97	P-LBGA-256 (Plastic Low Profile Ball Grid Array Package), SMD	633
Figure 98	MCLK Timing	639
Figure 99	-	
Figure 100	Reset Timing.	640
Figure 101		
Figure 102	Intel Multiplexed Address Timing	641
Figure 103		642
Figure 104	Intel Write Cycle Timing	642
Figure 105	Motorola Read Cycle Timing	
Figure 106	Motorola Write Cycle Timing	



# List of Figures

Figure 107	SCI Interface Timing	645
Figure 108	SPI Interface Timing	646
Figure 109	Digital Line Interface Receive Timing	647
Figure 110	Digital Line Interface Transmit Timing	647
Figure 111	RCLK, RFSP Output Timing	649
Figure 112	SCLKR/SCLKX Input Timing	649
Figure 113	System Interface Marker Timing (Receive)	650
Figure 114	SYPR, SYPX Timing.	651
Figure 115	System Interface Marker Timing (Transmit)	652
Figure 116	XDI, XSIG Timing	652
Figure 117	TCLK Input Timing	653
Figure 118	SEC Timing	653
Figure 119	FSC Timing	654
Figure 120	SYNC Timing	655
Figure 121	E1 Pulse Shape at Transmitter Output	656
Figure 122	T1 Pulse Shape at the Cross Connect Point	656
Figure 123	Thermal Behavior of Package	
Figure 124	Input/Output Waveforms for AC Testing	658
Figure 125	Device Configuration for Power Supply Testing	
Figure 126	HDLC Receive Data Flow	671
Figure 127	HDLC Transmit Data Flow	
Figure 128	Interrupt Driven Data Transmission (flow diagram)	
Figure 129	Interrupt Driven Transmission Example	674
Figure 130	Interrupt Driven Reception Sequence Example	675
Figure 131	BOM Mode	
Figure 132	Protection Circuitry Examples (shown for one channel)	
Figure 133	Screen Shot of the "Master Clock Frequency Calculator"	678
Figure 134	Screen Shot of the "External Line Frontend Calculator"	679



Table 1	I/O Signals	24
Table 2	Overview about the Pin Strapping	75
Table 3	Overview Interface- and Basic Operation- Modes	
Table 4	Data Bus Access (16-Bit Intel Mode)	80
Table 5	Data Bus Access (16-Bit Motorola Mode)	80
Table 6	Selectable asynchronous Bus and Microprocessor Interface Configuration	
Table 7	Read Status Byte (RSTA) Byte of the SCI Acknowledge (ACK)	
Table 8	Definition of Control Bits in Commands (CMD)	
Table 9	SCI Configuration Register Content	
Table 10	Receive FIFO User Depth (HDLC channel 1) and Bit Positions in Register RBCL	
Table 11	Interrupt Modes	
Table 12	TAP Controller Instruction Codes	
Table 12	Conditions for a PLL Reset	
Table 13	Summary of Line Coding	
Table 14	Overview DCO-R (DCO-X) programming	
Table 15	Clocking Modes of DCO-R	
Table 17	Receiver Configuration Examples	
Table 18	External Component Recommendations (Monitoring)	
Table 19	Tristate Configurations for the RDO, RSIG, SCLKR and RFM pins	
Table 20	Redundancy Application using RLM, switching with only one board signal	
Table 21	Redundancy Application using the Analog Switch, switching with only one board signal	105
Table 22	Recommended Transmitter Configuration Values	107
Table 23	Recommended Pulse Shaper Programming for T1/J1 with registers XPM(2:0) (Compatible to	
	QuadFALC®) 110	
Table 24	Recommended Pulse Shaper Programming for E1 with registers XPM(2:0) (Compatible to	
	QuadFALC®) 111	
Table 25	Recommended Pulse Shaper Programming for T1 with registers TXP(16:1)	
Table 26	Recommended Pulse Shaper Programming for E1 with registers TXP(16:1)	112
Table 27	Multi Function Port Selection	113
Table 28	Output Jitter (E1)	117
Table 29	Receive Buffer Operating Modes (E1)	118
Table 30	Transmit Buffer Operating Modes (E1)	119
Table 31	Allocation of Bits 1 to 8 of Time Slot 0 (E1)	126
Table 32	Transmit Transparent Mode (Doubleframe E1)	
Table 33	CRC-Multiframe Structure (E1)	
Table 34	Transmit Transparent Mode (CRC Multiframe E1)	
Table 35	Summary of Alarm Detection and Release (E1)	
Table 36	System Clocking and Data Rates (E1)	
Table 37	System Multiplex Modes	
Table 38	Time Slot Assigner HDLC Channel 1 (E1)	
Table 39	Supported PRBS Polynoms	
Table 40	Bit/Time Slot Selection of PRBS Pattern	
Table 41	Output Jitter (T1/J1)	
Table 42	Receive Elastic Buffer Modes (T1/J1)	
Table 43	Channel Translation Modes (DS1/J1)	
Table 44	Receive Buffer Operation Modes (T1/J1)	
Table 45	Transmit Buffer Operating Modes (T1/J1)	
Table 46	DL-Bit Access Modes (T1/J1)	
Table 47	Structure of Periodical Performance Report (T1/J1)	
Table 48	Bit Functions in Periodical Performance Report	
Table 49	Resynchronization Timing (T1/J1)	
Table 50	4-Frame Multiframe Structure (T1/J1)	
Table 51	12-Frame Multiframe Structure (T1/J1)	173



Table 52	Extended Superframe Structure (F24, ESF; T1/J1)	174
Table 53	72-Frame Multiframe Structure (T1/J1)	
Table 54	Summary Frame Recover/Out of Frame Conditions (T1/J1)	
Table 55	Summary of Alarm Detection and Release (T1/J1)	
Table 56	Out-band loop messages for loop switching (T1/J1)	
Table 57	System Clocking and Data Rates (T1/J1)	
Table 58	System Multiplex Modes (T1/J1)	
Table 59	Time Slot Assigner HDLC Channel 1 (T1/J1)	
Table 60	Supported PRBS Polynomials	
Table 61	Bit/Time Slot Selection of PRBS Pattern	
Table 62	Register Usage Depending on COMP	
Table 63	Overview of Global Registers	
Table 64	Registers Address Space	
Table 65	Registers Overview E1	
Table 66	Registers Access Types	
Table 67	RFT Constant Values	
Table 68	RTRn Overview	
Table 69	Receive Time Slot Registers	
Table 70	TTRn Overview	
Table 71	Transmit Time Slot Registers	
Table 72	IMRn Overview	
Table 73	Interrupt Mask Registers	
Table 74	RDIS Constant Values (Case 1)	
Table 75	RDIS Constant Values (Case 2)	
Table 76	XSAn Overview	
Table 77	Transmit San Registers	
Table 78	ICBn Overview	
Table 79	Idle Channel Registers	
Table 80	FLLB Constant Values (Case 1)	
Table 81	FLLB Constant Values (Case 2)	
Table 82	LLBP Constant Values (Case 1)	
Table 83	LLBP Constant Values (Case 2)	
Table 84	XSn Overview	
Table 85	Transmit CAS Registers	
Table 86	RPC1 Constant Values	
Table 87	XPC1 Constant Values	
Table 88	PCn Overview	298
Table 89		299
Table 90		322
Table 91		337
Table 92	RSAn Overview	374
Table 93	Receive San-Bit Registers	374
Table 94		380
Table 95	HA Constant Values (Case 2)	380
Table 96	RSn Overview	399
Table 97	Receive CAS Registers	400
Table 98		420
Table 99	•	420
Table 100		438
Table 101	***************************************	441
Table 102	Receive Time Slot Registers	441
Table 103		443
Table 104	Transmit Time Slot Registers	443



Table 105	IMRn Overview	445
Table 106	Interrupt Mask Registers	445
Table 107	SSD0 Constant Values (Case 1)	451
Table 108	SSD0 Constant Values (Case 2)	451
Table 109	MCSP/SSP Constant Values (Case 1)	
Table 110	MCSP/SSP Constant Values (Case 2)	
Table 111	Transmit Pulse-Mask Registers	
Table 112	XDLn Overview	
Table 113	Transmit DL-Bit Registers	
Table 114	CCBn Overview	
Table 115	Clear Channel Registers	
Table 116		
Table 117	Idle Channel Registers	
Table 118	FLLB Constant Values (Case 1)	
Table 119	FLLB Constant Values (Case 2)	
Table 120	LLBP Constant Values (Case 1)	
Table 121	LLBP Constant Values (Case 2)	
Table 122	SSC1 Constant Values (Case 1)	
Table 123	SSC1 Constant Values (Case 2)	
Table 124	SSD1 Constant Values (Case 1)	488
Table 125	SSD1 Constant Values (Case 2)	
Table 126	XSn Overview	
Table 127	Transmit Signaling Registers (T1/J1)	
Table 128	RPC1 Constant Values	
Table 129	XPC1 Constant Values	
Table 130	PCn Overview	
Table 131	Port Configuration Registers	
Table 132	Clock Mode Register Settings for E1 or T1/J1	
Table 133	TXP Overview.	
Table 134	Alarm Simulation States	
Table 135	RSn Overview	
Table 136	Receive Signaling Registers (T1/J1)	
Table 137	Absolute Maximum Ratings	
Table 138	Operating Range	
Table 139	DC Characteristics	
Table 140	MCLK Timing Parameter Values	
Table 141	JTAG Boundary Scan Timing Parameter Values	
Table 142	Reset Timing Parameter Value	
Table 143	Intel Bus Interface Timing Parameter Values	
Table 144	Motorola Bus Interface Timing Parameter Values	
Table 145	SCI Timing Parameter Values	
Table 146	SPI Timing Parameter Values	
Table 147	Digital Line Interface Parameter Values for E1	
Table 148	Digital Line Interface Parameter Values for T1	
Table 149	RCLK, RFSP Timing Parameter Values	
Table 150	SCLKR/SCLKX Timing Parameter Values	
Table 151	System Interface Marker Timing Parameter Values	
Table 152	SYPR/SYPX Timing Parameter Values	
Table 153	System Interface Marker Timing Parameter Values	
Table 154	XDI, XSIG Timing Parameter Values	
Table 155	TCLK Timing Parameter Values	
Table 156	SEC Timing Parameter Values	
Table 157	FSC Timing Parameter Values	



Table 158	SYNC Timing Parameter Values	655
Table 159	T1 Pulse Template at Cross Connect Point (T1.102)	657
Table 160	Capacitances	657
Table 161	Package Characteristic Values	658
Table 162	AC Test Conditions	658
Table 163	Power Supply Test Conditions E1	659
Table 164	Power Supply Test Conditions T1/J1	659
Table 165	Initial Values after Reset	662
Table 166	Configuration Parameters (E1)	664
Table 167	Line Interface Configuration (E1)	
Table 168	Framer Configuration (E1)	665
Table 169	HDLC Controller Configuration (E1)	
Table 170	CAS-CC Configuration (E1)	666
Table 171	Configuration Parameters (T1/J1)	666
Table 172	Line Interface Configuration (T1/J1)	
Table 173	Framer Configuration (T1/J1)	667
Table 174	HDLC Controller Configuration (T1/J1)	668
Table 175	Configuration of the CAS-BR Controller (T1/J1)	668
Table 176	Device Configuration for DCIM Mode	669



# Preface

The OctalFALC<sup>™</sup> is an 8 channel E1/T1/J1 Framer And Line interface Component, it is designed to fulfill all required interfacing between 8 analog E1/T1/J1 lines and the digital PCM system highway/H.100 bus.

The digital functions as well as the analog characteristics can be configured either via a flexible microprocessor interface, SPI interface or via an SCI interface.

To enable a seamless transition from QuadFALC<sup>®</sup> designs to OctalFALC<sup>TM</sup> applications, a compatibility mode is provided. This mode allows software written for the QuadFALC<sup>®</sup> to be used with the OctalFALC<sup>TM</sup> without changes.

The device is delivered inRoHS compliant package PG-LBGA-256 and in non-RoHS compliant package P-LBGA-256.

#### Organization of this Document

This Data Sheet is organized as follows:

- **Chapter 1**, "Introduction": Gives a general description of the product and its family, lists the key features, and presents some typical applications.
- Chapter 2, "Pin Descriptions": Lists pin locations with associated signals, categorizes signals according to function, and describe signals.
- Chapter 3 to Chapter 5, "Functional Description": These chapters describe the functional blocks and principal operation modes, organized into separate sections for E1 and T1/J1 operation
- Chapter 6 and Chapter 8, "E1 Registers" and "T1/J1 Registers": Gives a detailed description of all implemented registers and how to use them in different applications/configurations.
- Chapter 9, "Package Outlines": Shows the mechanical values of the device packages.
- Chapter 10, "Electrical Characteristics": Specifies maximum ratings, DC and AC characteristics.
- Chapter 11, "Operational Description": Shows the operation modes and how they are to be initialized (separately for E1 and T1/J1).
- Chapter 12, "Signalling Controller ...": Describes signaling controller functions for both E1 and T1/J1 operation.
- Chapter 13, "Appendix": Gives an example for over voltage protection and information about application notes and other support.
- **Terminology**: Declares abbreviations used in this document.



#### **Related Documentation**

This document refers to the following international standards (in alphabetical/numerical order):

ANSI/EIA-656	ITU-T G.705
ANSI T1.102	ITU-T G.706
ANSI T1.403	ITU-T G.732
AT&T PUB 43802	ITU-T G.735
AT&T PUB 54016	ITU-T G.736
AT&T PUB 62411	ITU-T G.737
ESD Ass. Standard EOS/ESD-5.1-1993	ITU-T G.738
ETSI ETS 300 011	ITU-T G.739
ETIS ETS 300 166	ITU.T G.733
ETSI ETS 300 233	ITU-T G.823
ETSI ETS 300 324	ITU-T G.824
ETSI ETS 300 347	ITU-T G.962
ETSI TBR12	ITU-T G.963
ETSI TBR13	ITU-T G.964
FCC Part68	ITU-T I.431
GR-253-CORE	ITU-Q.703
GR-499-CORE	JT-G703
GR-1089-CORE	JT-G704
H.100	JT-G706
H-MVIP	JT-G33
IEEE 1149.1	JT-I431
ITU-T G.703	MIL-Std. 883D
ITU-T G.704	TR-TSY-000009
	UL 1459



# 1 Introduction

The OctalFALC<sup>™</sup> is the latest adition to Infineon's FALC<sup>®</sup> family of sophisticated E1/T1/J1 Framer And Line interface Components. This monolithic 8 channel device is designed to fulfill all required interfacing between eight analog E1/T1/J1 lines and the digital PCM system highway, H.100/H.110 or H-MVIP bus. Designed to support both long haul and short haul applications, the OctalFALC<sup>™</sup> provides support for all standard E1/T1/J1 functions. It includes 3 HDLC controllers per channel which makes particularly suitable for supporting V5.1/V5.2 systems. Support of Signalling System #7 is also included.

The device is supplied in a 17 mm x 17 mm LBGA package, and is designed to minimize the number of external components required, so reducing system costs and board space. RoHS compliant (PG-LBGA-256) and non-RoHS compliant (P-LBGA-256) package versions are available

The OctalFALC<sup>TM</sup> also includes an integrated analog switch for each channel to allow either 75  $\Omega$  operation or 1.1 protection switching to be supported. It operates with a single master clock source and features crystal-less jitter attenuation .

Equipped with a flexible microprocessor interface, a SCI and a SPI interface, it connects to any control processor environment. A standard boundary scan interface is provided to support board level testing. BGA device packaging, minimum number of external components and low power consumption lead to reduced overall system costs.

Other members of the FALC® family are the FALC<sup>®</sup> single channel Framer And Line interface Component and the QuadFALC<sup>®</sup> four channel Framer and LIU component.



# Octal E1/T1/J1 Framer and Line Interface Component for Long- and Short-Haul Applications OctalFALC<sup>™</sup>

PEF 22558 E


#### Version 1.1

1.1 Features

#### Line Interface

- High-density, generic interface for all E1/T1/J1 applications
- Eight Analog receive and transmit circuits for long-haul and short-haul applications
- E1 or T1/J1 mode selectable
- Data and clock recovery using an integrated digital phase-locked loop
- Clock generator for jitter-free system/transmit clocks per channel
- Jitter specifications of ITU-T I.431, G.703, G.736 (E1), G.823 (E1) and AT&T TR62411 (T1/J1) and PUB 62411 are met
- Maximum line attenuation up to -43 dB at 1024 kHz (E1) and up to -36 dB at 772 kHz (T1/J1)
- Flexible programmable transmit pulse shapes for E1 and T1/J1 pulse masks
- Programmable line build-out for CSU signals according to ANSI T1. 403 and FCC68: 0 dB, -7.5 dB, -15 dB, -22.5 dB (T1/J1)
- Programmable low transmitter output impedances for high transmit return loss and generic E1/T1/J1 applications
- Tristate function of the analog transmit line outputs
- Transmit line monitor protecting the device from damage
- Flexible tristate functions of the digital receive outputs
- Receive line monitor mode
- Integrated analog switch for generic E1/T1/J1 applications to meet termination resistance 75/120 $\Omega$  for E1, 100 $\Omega$  for T1 and 110 $\Omega$  for J1
- Crystal-less wander and jitter attenuation/compensation according to TR 62411, ETS-TBR 12/13, PUB 62411
- Common master clock reference for E1 and T1/J1 with any frequency within 1.02 and 20 MHz
- Power-down function
- Support of automatic protection switching
- Dual-rail or single-rail digital inputs and outputs
- Unipolar NRZ or CMI for interfacing fiber-optical transmission routes
- Selectable line codes (E1: HDB3, AMI/T1: B8ZS, AMI with ZCS)
- Loss-of-signal indication with programmable thresholds according to ITU-T G.775, ETS300233 (E1) and ANSI T1.403 (T1/J1)
- Optional data stream muting upon LOS detection
- Programmable receive slicer threshold
- Local loop, payload loop and remote loop for diagnostic purposes. Automatic payload loop and remote loop switching is possible with In-Band and Out-Band loop codes
- Per channel power-down function

Туре	Package
PEF 22558 E	PG-LBGA-256
PEF 22558 E	P-LBGA-256





• Low power device, two power supply voltages: 1.8 V and 3.3 V

#### **Frame Aligner**

- Frame alignment/synthesis for 2048 kbit/s according to ITU-T G.704 (E1) and for 1544 kbit/s according to ITU-T G.704 and JT G.704 (T1/J1)
- Programmable frame formats:
  - E1: Doubleframe, CRC multiframe (E1) T1: 4-frame multiframe (F4,FT), 12-frame multiframe (F12, D3/4), extended superframe (F24, ESF), remote switch mode (F72, SLC96)
- Selectable conditions for recover/loss of frame alignment
- CRC4 to non-CRC4 interworking according to ITU-T G. 706 Annex B (E1)
- Error checking via CRC4 procedures according to ITU-T G. 706 (E1)
- Error checking via CRC6 procedures according to ITU-T G. 706 and JT G.706 (T1/J1)
- Performs synchronization in ESF format according to NTT requirements (J1)
- Alarm and performance monitoring per second 16-bit counter for CRC-errors, framing errors, code violations, error monitoring via E-bit and SA6-bit (E1), errored blocks, PRBS bit errors
- Insertion and extraction of alarm indication signals (AIS, remote/yellow alarm,...)
- Remote alarm generation/checking according to ITU JT-G.704 in ESF-format (J1)
- Remote defect indication according to ITU-T G.775
- IDLE code insertion for selectable channels
- Single-bit defect insertion
- Flexible system clock frequency for receiver and transmitter
- Supports programmable system data rates with independent receive/transmit shifts: E1: 2.048, 4.096, 8.192 and 16.384 Mbit/s (according to H.100/H.110 bus) T1/J1: 2.048, 4.096, 8.192, 16.384 Mbit/s and 1.544, 3.088, 6.176, 12.352 Mbit/s with integrated multiplexer and de-multiplexer
- Elastic store for receive and transmit clock wander and jitter compensation; controlled slip capability and slip indication
- Programmable elastic buffer size: 2 frames/1 frame/short buffer/bypass
- Provides different time slot mapping modes
- Supports fractional E1 or T1/J1 access
- Flexible transparent modes
- Programmable In-band loop code detection and generation (TR62411)
- Programmable Out-band loop code (BOM) detection (ANST-T1 403))
- Channel loop back, line loop back or payload loop back capabilities (TR54016)
- Flexible pseudo-random binary sequence generator and monitor
- Clear channel capabilities (T1/J1)
- Loop-timed mode

#### **Signaling Controller**

- Three HDLC controllers per channel, attachable either to the line or system side, including 128 byte FIFO buffers, perform Bit stuffing, CRC check and generation, flag generation, flag and address recognition, handling of bit oriented functions
- Supports signaling system #7 delimitation, alignment and error detection according to ITU-Q.703 processing of fill in signaling units, processing of errored signaling units
- ANSI T1.404 bit-oriented messages (BOM) generates periodical performance reports
- CAS/CAS-BR controller with last look capability, enhanced CAS-register or system interface access and freeze signaling indication
- DL-channel protocol for ESF format according to ANSI T1.403 specification or according to AT&T TR54016 (T1/J1)
- Flexible DL-bit access for F72 (SLC96) format (T1/J1)
- Generates periodical performance report according to ANSI T1. 403, accessible by microcontroller
- Provides access to serial signaling data streams
- Multiframe synchronization and synthesis according to ITU-T G.732
- Alarm insertion and detection (AIS and LOS in time slot 16)



- Transparent mode
- Scalable FIFO buffers (up to 128 bytes deep) for efficient transfer of data packets
- Time slot assignment Any combination of time slots selectable for data transfer independent of signaling mode (useful for fractional T1/J1 applications)
- Time-slot 0 Sa8...4-bit handling via FIFOs (E1)
- HDLC access to any Sa-bit combination (E1)

#### **Microprocessor Interface**

- Asynchronous 8/16-bit microcontroller bus interface (Intel or Motorola type selectable)
- SPI bus interface
- SCI bus interface
- All registers directly accessible
- Multiplexed and non-multiplexed address bus operations on asynchronous 8/16-bit microprocessor bus interface
- Hard/software reset options
- Extended interrupt capabilities
- One-second timer (internal or external timing reference)

#### General

- ® compatibility mode enables using of ® programming without changes
- Boundary scan standard IEEE 1149.1
- P-LBGA-256 package; body size 17 mm × 17 mm; ball pitch 1.0 mm or
- Temperature range from -40 to +85 °C
- 1.8 V and 3.3 V power supply
- Typical power consumption 150 mW per channel

#### Applications

- Wireless basestations
- E1/T1/J1 ATM gateways, multiplexer
- E1/T1/J1 Channel & Data Service Units (CSU, DSU)
- E1/T1/J1 Internet access equipment
- LAN/WAN router
- ISDN PRI, PABX
- Digital Access Crossconnect Systems (DACS)
- SONET/SDH add/drop multiplexer



#### 1.2 Logic Symbol




Figure 1 Logic Symbol



# **1.3** Typical Applications

The figures show a multiple link application for Frame Relay applications using the OctalFALC<sup>TM</sup> together with the 256-channel HDLC controller MUNICH256 as well as an 8-channel interface to the ATM layer via the IWE8 interworking device.




Figure 2 Multiple E1/T1/J1 Link over Frame Relay




Figure 3 8-Channel E1/T1/J1-Interface to the ATM Layer



In this chapter the function and placement of all pins are described.

# 2.1 Pin Diagram PG-LBGA-256 (top view)

Figure 4 shows the ball layout of the OctalFALC<sup>™</sup>

	Α	В	С	D	Е	F	G	Н	J	К	L	М	N	Р	R	Т
16	Reserved	XPB8	XPA8	SCLKX8	SCLKR8	RPA7	A0	RD	A3	A9	SCLKX6	SCLKR6	RPC5	SCLKR5	RPA5	Reserved
15	RL27	VSS	XDI8	RPB8	XPB7	RD07	ALE	WR	A4	A8	RPC6	XPB5	RPB5	RDO5	VSS	RL26
14	RLS27	VSS	XL37	XL17	XPA7	RPB7	READY	INT2	A2	A7	XDI6	XPA5	XL16	XL36	VSS	RLS26
13	RL17	VDDR7	XL47	XL27	RDO8	SCLKR7	SYNC	BHE	A1	A6	RPB6	RPA6	XL26	XL46	VSS	RL16
12	VSS	VSS	VDDX7	VDDX7	RPA8	SCLKX7	SEC	CS	A5	A10	XPA6	SCLKX5	VDDX6	VDDX6	VDDR6	VSS
11	RL18	VDDR8	VSS	XL38	XL18	RPC8	VDDC	INT	VDDP	VDDP	XPB6	XDI5	XL15	XL35	VDDR5	RL15
10	RL28	RLS28	VSS	XL48	XL28	RPC7	VSS	VSS	VSS	VSS	VDDC	RDO6	XL25	XL45	TDO	RLS25
9	VSS	VSS	VDDX8	VDDX8	RPC2	XDI7	VSS	VSS	VSS	VSS	VDDC	TDI	VDDX5	VDDX5	TCK	RL25
8	RL21	COMP	VDDX1	VDDX1	RPB2	SCLKX2	VSS	VSS	VSS	VSS	VDDC	TMS	VDDX4	VDDX4	VSS	VSS
7	RLS21	VDDR1	XL31	XL11	RPC1	XDI2	VSS	VSS	VSS	VSS	XPA3	XL14	XL34	VSS	RLS24	RL24
6	RL11	IM1	XL41	XL21	RPA2	XPB2	VSS	VDDPLL	MCLK	VSS	RDO3	XL24	XL44	TRSQ	VDDR4	RL14
5	VSS	VDDR2	VDDX2	VDDX2	XDI1	XPA2	VDDP	VDDP	VDDP	VDDP	XDI3	RPB4	VDDX3	VDDX3	DBW	VSS
4	RL12	IMO	XL32	XL12	RDO2	D12	VDDC	VDDC	VDDC	SCLKR3	RPA3	RPA4	XL13	XL33	VDDR3	RL13
3	RLS22	RES	XL42	XL22	XPA1	D13	D9	D5	D3	D2	SCLKX3	RDO4	XL23	XL43	VSS	RLS23
2	RL22	VSS	RD01	RPB1	XPB1	D14	D10	D7	D4	D0	RPB3	XPB3	RPC4	XDI4	VSS	RL23
1	Reserved	RPA1	SCLKR1	SCLKX1	SCLKR2	D15	D11	D8	D6	D1	RPC3	SCLKR4	SCLKX4	XPA4	XPB4	Reserved

Figure 4 Pin Configuration (Ball Layout) PG-LBGA-256

## 2.2 Pin Definitions and Functions

The following table describes all pins and their functions:

#### Table 1I/O Signals

Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function							
Operatio	Operation Mode Selection and Device Initialization											
	B3	RES	1	-	Hardware Reset Active low							



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	B6 B4	IM1 IM0	   	PD PU	Interface Mode Selection $(00_B)$ : Asynchronous Intel Bus Mode. $(01_B)$ : Asynchronous Motorola Bus Mode $(10_B)$ : SPI Bus Slave Mode. $(11_B)$ : SCI Bus Slave Mode
	B8	COMP	1	PU	Software Compatibility Mode Selectt           1 <sub>B</sub> QuadFALC <sup>®</sup> Mode ("Compatibility Mode") is selected: OctalFALC <sup>™</sup> can be used as it consists on two separate "pseudo" QuadFALCs.           0 <sub>B</sub> OctalFALC <sup>™</sup> Generic Mode
synch	ronous	and Serial M	icrocontroller	Interface	25
	K12	A10	I	PU	Address Bus Line 10 MSB of address if COMP = '0 <sub>B</sub> and if micro controller mode (Intel, Motorola) is selected
		CS2	I	PU	Chip Select 2 Low active chip select for second "pseudo" QuadFALC <sup>®</sup> if COMP = $(1)$ and if micro controller mode (Intel, Motorola) is selected.
	K16	A9	I	PU	Address Bus Line 9
	K15	A8	1	PU	Address Bus Line 8
	K14	A7	I	PU	Address Bus Line 7
	K13	A6	I	PU	Address Bus Line 6
	J12	A5	I	PU	Address Bus Line 5
		A5	I	PU	SCI source address bit 5 (MSB) Only used if SCI interface mode is selected by IM(1:0) = '11b'.
	J15	A4	1	PU	Address Bus Line 4
		A4	I	PU	SCI source address bit 4 Only used if SCI interface mode is selected by IM(1:0) = '11b'.
	J16	A3	1	PU	Address Bus Line 3
		A3	I	PU	SCI source address bit 3 Only used if SCI interface mode is selected by IM(1:0) = '11b'.
	J14	A2	I	PU	Address Bus Line 2
		A2	I	PU	SCI source address bit 2 Only used if SCI interface mode is selected by IM(1:0) = '11b'.
	J13	A1	1	PU	Address Bus Line 1
		A1	I	PU	SCI source address bit 1 Only used if SCI interface mode is selected by IM(1:0) = '11b'.
	G16	A0	1	PU	Address Bus Line 0
		A0	I	PU	SCI source address bit 0 (LSB) Only used if SCI interface mode is selected by IM(1:0) = '11b'.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	F1	D15	IO	PU	Data Bus Line 15
		PLL10	I	PU	PLL programming bit 10 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
	F2	D14	IO	PU	Data Bus Line 14
		PLL9	I	PU	PLL programming bit 9 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
	F3	D13	IO	PU	Data Bus Line 13
		PLL8	1	PU	PLL programming bit 8 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
	F4	D12	IO	PU	Data Bus Line 12
		PLL7	1	PU	PLL programming bit 7 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
3	G1	D11	IO	PU	Data Bus Line 11
		PLL6	I	PU	PLL programming bit 6 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
	G2	D10	IO	PU	Data Bus Line 10
		PLL5	1	PU	PLL programming bit 5 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
	G3	D9	IO	PU	Data Bus Line 9
		PLL4	I	PU	PLL programming bit 4 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
	H1	D8	IO	PU	Data Bus Line 8
		PLL3	I	PU	PLL programming bit 3 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
	H2	D7	IO	PU	Data Bus Line 7
		PLL2	I	PU	PLL programming bit 2 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
	J1	D6	IO	PU	Data Bus Line 6
		PLL1	I	PU	PLL programming bit 1 Only used if SCI or SPI interface mode is selected by $IM(1:0) = '1Xb'$ .
	H3	D5	IO	PU	Data Bus Line 5
		PLL0	I	PU	PLL programming bit 0 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
	J2	D4	IO	PU	Data Bus Line 4



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	JЗ	D3	IO	PU	Data Bus Line 3
	K3	D2	IO	PU	Data Bus Line 2
		SCI_CLK	I	-	SCI Bus Clock Only used if SCI interface mode is selected by IM(1:0) = '11b'.
		SCLK	I	-	SPI Bus Clock Only used if SPI interface mode is selected by IM(1:0) = '10b'.
	K1	D1	IO	PU	Data Bus Line 1
		SCI_RXD	I	PU	SCI Bus Serial Data In Only used if SCI interface mode is selected by IM(1:0) = '11b'.
		SDI	I	PU	SPI Serial Data In Only used if SPI interface mode is selected by IM(1:0) = '10b'.
	K2	D0	IO	PU	Data Bus Line 0
		SCI_TXD	I	PP or oD	SCI Bus Serial Data Out Only used if SCI interface mode is selected by IM(1:0) = '11b'.
		SDO	I	PU	SPI Bus Serial Data Out Only used if SPI interface mode is selected by IM(1:0) = 10b <sup>2</sup> .
	G15	ALE	I	PU	Address Latch Enable A high on this line indicates an address on an external multiplexed address/data bus. The address information provided on A(10:0) for COMP= $0^{\circ}$ or A(9:0) for COMP= $1^{\circ}$ is internally latched with the falling edge of ALE. This function allows the OctalFALC <sup>TM</sup> to be connected to a multiplexed address/data bus without the need for external latches. In this case, pins A(7:0) must be connected to the data bus pins externally. In case of demultiplexed mode this pin can be connected directly to VDD or can be left open.
	H16	RD	I	PU	Read Enable Intel bus mode. This signal indicates a read operation. When the OctalFALC <sup>TMTM</sup> is selected via CS, the RD signal enables the bus drivers to output data from an internal register addressed by A(10:0) to the Data Bus.
		DS	I	PU	Data Strobe Motorola bus mode. This pin serves as input to control read/write operations



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	H15	WR	1	PU	Write EnableIntel bus mode.This signal indicates a write operation. When CS isactive the OctalFALC <sup>™™</sup> loads an internal register withdata provided on the data bus.
		RW	1	PU	Read/Write Select Motorola bus mode. This signal distinguishes between read and write operation.
	R5	DBW	I	PU	Data Bus Width select Bus interface mode A low signal on this input selects the 8-bit bus interface mode. A high signal on this input selects the 16-bit bus interface mode. In this case word transfer to/from the internal registers is enabled. Byte transfers are implemented by using A0 and BHE/BLE.
	H13	BHE	1	PU	Bus High Enable Intel bus mode. If 16-bit bus interface mode is enabled, this signal indicates a data transfer on the upper byte of the data bus D(15:8). In 8-bit bus interface mode this signal has no function and should be tied to VDD or left open.
		BLE	1	PU	Bus Low Enable Motorola bus mode. If 16-bit bus interface mode is enabled, this signal indicates a data transfer on the lower byte of the data bus D(7:0). In 8-bit bus interface mode this signal has no function and should be tied to VDD or left open.
	H12	<u>CS</u>	I	PU	Chip Select Low active chip select if SPI or SCI interface mode is selected or if COMP = $(0_B)$ and micro controller mode (Intel, Motorola) is selected.
		CS1	1	PU	Chip Select 1 Low active chip select for first "pseudo" QuadFALC <sup>®</sup> if COMP = $(1_B)$ and if micro controller mode (Intel, Motorola) is selected.
	H11	INT	0	-	Interrupt Request Interrupt request if COMP = $O_B$ . INT serves as general interrupt request for all interrupt sources. These interrupt sources can be masked via registers IMR(7:0). Interrupt status is reported via registers GIS (Global Interrupt Status) and ISR(7:0). Output characteristics (push-pull active low/high, open drain) are determined by programming register IPC.
		INT1	0	-	Interrupt Request 1 Interrupt request of first "pseudo" QuadFALC <sup>®</sup> if COMP = $(1_B)$ .



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	H14	INT2	0	_	Interrupt Request 2 Interrupt request of second "pseudo" QuadFALC <sup>®</sup> if COMP = $(1_B)$ .
	G14	READY	0	-	Data Ready Only if Intel bus mode is selected. Asynchronous handshake signal to indicate successful read or write cycle.
		DTACK	0	-	Data Acknowledge Only if Motorola bus mode is selected. Asynchronous handshake signal to indicate successful read or write cycle.
Line Inte	erface R	eceiver			
	A6	RL1.1	l (analog)	_	Line Receiver input 1, port 1 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
		RDIP1	I	-	Receive Data Input Positive, port 1 Digital input for received dual-rail PCM(+) route signal which is latched with the internally recovered receive route clock. An internal DPLL extracts the receive route clock from the incoming data pulses. The duty cycle of the received signal has to be close to 50%. The dual-rail mode is selected if LIM1.DRS and FMR0.RC1 are set. Input polarity is selected by bit RC0.RDIS (after reset: active low), line coding is selected by FMR0.RC(1:0).
		ROID1	I	-	Receive Optical Interface Data, port 1 Unipolar data received from a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1). Latching of data is done with the falling edge of RCLKI. Input polarity is selected by bit RC0.RDIS. The single-rail mode is selected if LIM1.DRS is set and FMR0.RC1 is cleared. If CMI coding is selected (FMR0.RC(1:0) = 01), an internal DPLL recovers clock an data; no clock signal on RCLKI1 is required.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	A8	RL2.1	I (analog)	-	Line Receiver input 2, port 1 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
		RDIN1		_	Receive Data Input Negative, port 1 Input for received dual-rail PCM(-) route signal which is latched with the internally recovered receive route clock. An internal DPLL extracts the receive route clock from the incoming data pulses. The duty cycle of the received signal has to be close to 50%. The dual-rail mode is selected if LIM1.DRS and FMR0.RC1 are set. Input polarity is selected by bit RC0.RDIS (after reset: active low), line coding is selected by FMR0.RC(1:0).
		RCLKI1	1	-	Receive Clock Input, port 1 Receive clock input for the optical interface if LIM1.DRS is set and FMR0.RC(1:0) = 00. Clock frequency: 2.048 MHz (E1) or 1.544 MHz (T1/J1). RCLKI1 is ignored if CMI coding is selected.
	A7	RLS21	IO (analog)	-	Receive Line Switch, port 1 Connector of the analog switch.
	A4	RL1.2	I (analog)	-	Line Receiver input 1, port 2 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
		RDIP2	1	-	<b>Receive Data Input Positive, port 2</b> Digital input for received dual-rail PCM(+) route signal which is latched with the internally recovered receive route clock. An internal DPLL extracts the receive route clock from the incoming data pulses. The duty cycle of the received signal has to be close to 50%. The dual-rail mode is selected if LIM1.DRS and FMR0.RC1 are set. Input polarity is selected by bit RC0.RDIS (after reset: active low), line coding is selected by FMR0.RC(1:0).
		ROID2	1	-	<b>Receive Optical Interface Data, port 2</b> Unipolar data received from a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1). Latching of data is done with the falling edge of RCLKI. Input polarity is selected by bit RC0.RDIS. The single-rail mode is selected if LIM1.DRS is set and FMR0.RC1 is cleared. If CMI coding is selected (FMR0.RC(1:0) = 01), an internal DPLL recovers clock an data; no clock signal on RCLKI2 is required.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	A2	RL2.2	I (analog)	-	Line Receiver input 2, port 2 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
		RDIN2	ł	-	Receive Data Input Negative, port 2 Input for received dual-rail PCM(-) route signal which is latched with the internally recovered receive route clock. An internal DPLL extracts the receive route clock from the incoming data pulses. The duty cycle of the received signal has to be close to 50%. The dual-rail mode is selected if LIM1.DRS and FMR0.RC1 are set. Input polarity is selected by bit RC0.RDIS (after reset: active low), line coding is selected by FMR0.RC(1:0).
		RCLKI2	1	-	Receive Clock Input, port 2 Receive clock input for the optical interface if LIM1.DRS is set and FMR0.RC(1:0) = 00. Clock frequency: 2.048 MHz (E1) or 1.544 MHz (T1/J1). RCLKI2 is ignored if CMI coding is selected.
	A3	RLS22	IO (analog)	-	Receive Line Switch, port 2 Connector of the analog switch.
	T4	RL1.3	I (analog)	-	Line Receiver input 1, port 3 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
		RDIP3	I	-	<b>Receive Data Input Positive, port 3</b> Digital input for received dual-rail PCM(+) route signal which is latched with the internally recovered receive route clock. An internal DPLL extracts the receive route clock from the incoming data pulses. The duty cycle of the received signal has to be close to 50%. The dual-rail mode is selected if LIM1.DRS and FMR0.RC1 are set. Input polarity is selected by bit RC0.RDIS (after reset: active low), line coding is selected by FMR0.RC(1:0).
		ROID3	1	-	<b>Receive Optical Interface Data, port 3</b> Unipolar data received from a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1). Latching of data is done with the falling edge of RCLKI. Input polarity is selected by bit RC0.RDIS. The single-rail mode is selected if LIM1.DRS is set and FMR0.RC1 is cleared. If CMI coding is selected (FMR0.RC(1:0) = 01), an internal DPLL recovers clock an data; no clock signal on RCLKI3 is required.

Table 1I/O Signals (cont'd)



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	T2	RL2.3	I (analog)	-	Line Receiver input 2, port 3 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
		RDIN3	I	-	Receive Data Input Negative, port 3 Input for received dual-rail PCM(-) route signal which is latched with the internally recovered receive route clock. An internal DPLL extracts the receive route clock from the incoming data pulses. The duty cycle of the received signal has to be close to 50%. The dual-rail mode is selected if LIM1.DRS and FMR0.RC1 are set. Input polarity is selected by bit RC0.RDIS (after reset: active low), line coding is selected by FMR0.RC(1:0).
		RCLKI3	1	-	Receive Clock Input, port 3 Receive clock input for the optical interface if LIM1.DRS is set and FMR0.RC(1:0) = 00. Clock frequency: 2.048 MHz (E1) or 1.544 MHz (T1/J1). RCLKI3 is ignored if CMI coding is selected.
	Т3	RLS23	IO (analog)	-	Receive Line Switch, port 3 Connector of the analog switch.
	Т6	RL1.4	I (analog)	-	Line Receiver input 1, port 4 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
		RDIP4	1	-	<b>Receive Data Input Positive, port 4</b> Digital input for received dual-rail PCM(+) route signal which is latched with the internally recovered receive route clock. An internal DPLL extracts the receive route clock from the incoming data pulses. The duty cycle of the received signal has to be close to 50%. The dual-rail mode is selected if LIM1.DRS and FMR0.RC1 are set. Input polarity is selected by bit RC0.RDIS (after reset: active low), line coding is selected by FMR0.RC(1:0).
		ROID4	1	-	<b>Receive Optical Interface Data, port 4</b> Unipolar data received from a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1). Latching of data is done with the falling edge of RCLKI. Input polarity is selected by bit RC0.RDIS. The single-rail mode is selected if LIM1.DRS is set and FMR0.RC1 is cleared. If CMI coding is selected (FMR0.RC(1:0) = 01), an internal DPLL recovers clock an data; no clock signal on RCLKI4 is required.

Table 1I/O Signals (cont'd)



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	T7	RL2.4	I (analog)	-	Line Receiver input 2, port 4 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
		RDIN4	1	-	Receive Data Input Negative, port 4 Input for received dual-rail PCM(-) route signal which is latched with the internally recovered receive route clock. An internal DPLL extracts the receive route clock from the incoming data pulses. The duty cycle of the received signal has to be close to 50%. The dual-rail mode is selected if LIM1.DRS and FMR0.RC1 are set. Input polarity is selected by bit RC0.RDIS (after reset: active low), line coding is selected by FMR0.RC(1:0).
		RCLKI4	1	-	Receive Clock Input, port 4 Receive clock input for the optical interface if LIM1.DRS is set and FMR0.RC(1:0) = 00. Clock frequency: 2.048 MHz (E1) or 1.544 MHz (T1/J1). RCLKI4 is ignored if CMI coding is selected.
	R7	RLS24	IO (analog)	-	Receive Line Switch, port 4 Connector of the analog switch.
	T1T	RL1.5	I (analog)	-	Line Receiver input 1, port 5 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
		RDIP5	1	-	<b>Receive Data Input Positive, port 5</b> Digital input for received dual-rail PCM(+) route signal which is latched with the internally recovered receive route clock. An internal DPLL extracts the receive route clock from the incoming data pulses. The duty cycle of the received signal has to be close to 50%. The dual-rail mode is selected if LIM1.DRS and FMR0.RC1 are set. Input polarity is selected by bit RC0.RDIS (after reset: active low), line coding is selected by FMR0.RC(1:0).
		ROID5	1	-	<b>Receive Optical Interface Data, port 5</b> Unipolar data received from a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1). Latching of data is done with the falling edge of RCLKI. Input polarity is selected by bit RC0.RDIS. The single-rail mode is selected if LIM1.DRS is set and FMR0.RC1 is cleared. If CMI coding is selected (FMR0.RC(1:0) = 01), an internal DPLL recovers clock an data; no clock signal on RCLKI5 is required.

Table 1I/O Signals (cont'd)



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	Т9	RL2.5	I (analog)	-	Line Receiver input 2, port 5 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
		RDIN5	I	-	<b>Receive Data Input Negative, port 5</b> Input for received dual-rail PCM(-) route signal which is latched with the internally recovered receive route clock. An internal DPLL extracts the receive route clock from the incoming data pulses. The duty cycle of the received signal has to be close to 50%. The dual-rail mode is selected if LIM1.DRS and FMR0.RC1 are set. Input polarity is selected by bit RC0.RDIS (after reset: active low), line coding is selected by FMR0.RC(1:0).
		RCLKI5	1	-	Receive Clock Input, port 5 Receive clock input for the optical interface if LIM1.DRS is set and FMR0.RC(1:0) = 00. Clock frequency: 2.048 MHz (E1) or 1.544 MHz (T1/J1). RCLKI5 is ignored if CMI coding is selected.
	T10	RLS25	IO (analog)	-	Receive Line Switch, port 5 Connector of the analog switch.
	T13	RL1.6	I (analog)	-	Line Receiver input 1, port 6 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
		RDIP6	1	-	<b>Receive Data Input Positive, port 6</b> Digital input for received dual-rail PCM(+) route signal which is latched with the internally recovered receive route clock. An internal DPLL extracts the receive route clock from the incoming data pulses. The duty cycle of the received signal has to be close to 50%. The dual-rail mode is selected if LIM1.DRS and FMR0.RC1 are set. Input polarity is selected by bit RC0.RDIS (after reset: active low), line coding is selected by FMR0.RC(1:0).
		ROID6	1	-	<b>Receive Optical Interface Data, port 6</b> Unipolar data received from a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1). Latching of data is done with the falling edge of RCLKI. Input polarity is selected by bit RC0.RDIS. The single-rail mode is selected if LIM1.DRS is set and FMR0.RC1 is cleared. If CMI coding is selected (FMR0.RC(1:0) = 01), an internal DPLL recovers clock an data; no clock signal on RCLKI6 is required.

Table 1I/O Signals (cont'd)



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	T15	RL2.6	I (analog)	-	Line Receiver input 2, port 6 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
		RDIN6	1	_	Receive Data Input Negative, port 6 Input for received dual-rail PCM(-) route signal which is latched with the internally recovered receive route clock. An internal DPLL extracts the receive route clock from the incoming data pulses. The duty cycle of the received signal has to be close to 50%. The dual-rail mode is selected if LIM1.DRS and FMR0.RC1 are set. Input polarity is selected by bit RC0.RDIS (after reset: active low), line coding is selected by FMR0.RC(1:0).
		RCLKI6	1	-	Receive Clock Input, port 6 Receive clock input for the optical interface if LIM1.DRS is set and FMR0.RC(1:0) = 00. Clock frequency: 2.048 MHz (E1) or 1.544 MHz (T1/J1). RCLKI6 is ignored if CMI coding is selected.
	T14	RLS26	IO (analog)	-	Receive Line Switch, port 6 Connector of the analog switch.
	A13	RL1.7	I (analog)	-	Line Receiver input 1, port 7 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
		RDIP7	1	-	<b>Receive Data Input Positive, port 7</b> Digital input for received dual-rail PCM(+) route signal which is latched with the internally recovered receive route clock. An internal DPLL extracts the receive route clock from the incoming data pulses. The duty cycle of the received signal has to be close to 50%. The dual-rail mode is selected if LIM1.DRS and FMR0.RC1 are set. Input polarity is selected by bit RC0.RDIS (after reset: active low), line coding is selected by FMR0.RC(1:0).
		ROID7	1	-	<b>Receive Optical Interface Data, port 7</b> Unipolar data received from a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1). Latching of data is done with the falling edge of RCLKI. Input polarity is selected by bit RC0.RDIS. The single-rail mode is selected if LIM1.DRS is set and FMR0.RC1 is cleared. If CMI coding is selected (FMR0.RC(1:0) = 01), an internal DPLL recovers clock an data; no clock signal on RCLKI7 is required.

Table 1I/O Signals (cont'd)



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	A15	RL2.7	I (analog)	-	Line Receiver input 2, port 7 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
		RDIN7	1	-	Receive Data Input Negative, port 7 Input for received dual-rail PCM(-) route signal which is latched with the internally recovered receive route clock. An internal DPLL extracts the receive route clock from the incoming data pulses. The duty cycle of the received signal has to be close to 50%. The dual-rail mode is selected if LIM1.DRS and FMR0.RC1 are set. Input polarity is selected by bit RC0.RDIS (after reset: active low), line coding is selected by FMR0.RC(1:0).
		RCLKI7	1	-	Receive Clock Input, port 7 Receive clock input for the optical interface if LIM1.DRS is set and FMR0.RC(1:0) = 00. Clock frequency: 2.048 MHz (E1) or 1.544 MHz (T1/J1). RCLKI7 is ignored if CMI coding is selected.
	A14	RLS27	IO (analog)	-	Receive Line Switch, port 7 Connector of the analog switch.
	A11	RL1.8	I (analog)	-	Line Receiver input 1, port 8 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
		RDIP8	1	-	<b>Receive Data Input Positive, port 8</b> Digital input for received dual-rail PCM(+) route signal which is latched with the internally recovered receive route clock. An internal DPLL extracts the receive route clock from the incoming data pulses. The duty cycle of the received signal has to be close to 50%. The dual-rail mode is selected if LIM1.DRS and FMR0.RC1 are set. Input polarity is selected by bit RC0.RDIS (after reset: active low), line coding is selected by FMR0.RC(1:0).
		ROID8	1	-	<b>Receive Optical Interface Data, port 8</b> Unipolar data received from a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1). Latching of data is done with the falling edge of RCLKI. Input polarity is selected by bit RC0.RDIS. The single-rail mode is selected if LIM1.DRS is set and FMR0.RC1 is cleared. If CMI coding is selected (FMR0.RC(1:0) = 01), an internal DPLL recovers clock an data; no clock signal on RCLKI8 is required.

Table 1I/O Signals (cont'd)



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	A10	RL2.8	I (analog)	-	Line Receiver input 2, port 8 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
		RDIN8	I	_	Receive Data Input Negative, port 8 Input for received dual-rail PCM(-) route signal which is latched with the internally recovered receive route clock. An internal DPLL extracts the receive route clock from the incoming data pulses. The duty cycle of the received signal has to be close to 50%. The dual-rail mode is selected if LIM1.DRS and FMR0.RC1 are set. Input polarity is selected by bit RC0.RDIS (after reset: active low), line coding is selected by FMR0.RC(1:0).
		RCLKI8	I	-	Receive Clock Input, port 8 Receive clock input for the optical interface if LIM1.DRS is set and FMR0.RC(1:0) = 00. Clock frequency: 2.048 MHz (E1) or 1.544 MHz (T1/J1). RCLKI8 is ignored if CMI coding is selected.
	B10	RLS28	IO (analog)	-	Receive Line Switch, port 8 Connector of the analog switch.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	D7	XL1.1	O (analog)	-	<b>Transmit Line 1, port 1</b> Analog output to the external transformer. Selected if LIM1.DRS is cleared. After reset this pin is in high-impedance state until bit FMR0.XC1 is set and XPM2.XLT is cleared.
		XDOP1	0	-	<ul> <li>Transmit Data Output Positive, port 1 This digital output for transmitted dual-rail PCM(+) route signals can provide </li> <li>Half bauded signals with 50% duty cycle (LIM0.XFB = 0) or</li> <li>Full bauded signals with 100% duty cycle (LIM0.XFB = 1) The data is clocked with positive transitions of XCLK1 in both cases. Output polarity is selected by bit LIM0.XDOS (after reset: active low). The dual-rail mode is selected if LIM1.DRS and FMR0.XC1 are set. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT is cleared.</li></ul>
		XOID1	0	-	Transmit Optical Interface Data, port 1 Unipolar data sent to a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1) which is clocked on the positive transitions of XCLK1. Clocking of data in NRZ code is done with 100% duty cycle. Data in CMI code is shifted out with 50% or 100% duty cycle on both transitions of XCLK according to the CMI coding. Output polarity is selected by bit LIM0.XDOS (after reset: data is sent active high). The single-rail mode is selected if LIM1.DRS is set and FMR0.XC1 is cleared. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT is cleared.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	D6	XL2.1	O (analog)	-	<b>Transmit Line 2, port 1</b> Analog output for the external transformer. Selected if LIM1.DRS is cleared. After reset this pin is in high-impedance state until bit FMR0.XC1 is set and XPM2.XLT is cleared.
		XDON1	0		<ul> <li>Transmit Data Output Negative, port 1 This digital output for transmitted dual-rail PCM(-) route signals can provide </li> <li>Half bauded signals with 50% duty cycle (LIM0.XFB = 0) or</li> <li>Full bauded signals with 100% duty cycle (LIM0.XFB = 1) The data is clocked on positive transitions of XCLK1 in both cases. Output polarity is selected by bit LIM0.XDOS (after reset: active low). The dual-rail mode is selected if LIM1.DRS and FMR0.XC1 are set. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT cleared.</li></ul>
		XFM1	0	_	<b>Transmit Frame Marker, port 1</b> This digital output marks the first bit of every frame transmitted on port XDOP. This function is only available in the optical interface mode (LIM1.DRS = 1 and FMR0.XC1 = 0). Data is clocked on positive transitions of XCLK1. After reset this pin is in high- impedance state until register LIM1.DRS is set and XPM2.XLT cleared. In remote loop configuration the XFM1 marker is not valid.
	C7	XL3.1	I (analog)	-	Transmit Line 3, port 1 Analog transmit input 1.
	C6	XL4.1	I (analog)	-	Transmit Line 4, port 1 Analog transmit input 2.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	D4	XL1.2	O (analog)	-	<b>Transmit Line 1, port 2</b> Analog output to the external transformer. Selected if LIM1.DRS is cleared. After reset this pin is in high-impedance state until bit FMR0.XC1 is set and XPM2.XLT is cleared.
		XDOP2	0	-	<ul> <li>Transmit Data Output Positive, port 2 This digital output for transmitted dual-rail PCM(+) route signals can provide </li> <li>Half bauded signals with 50% duty cycle (LIM0.XFB = 0) or</li> <li>Full bauded signals with 100% duty cycle (LIM0.XFB = 1) The data is clocked with positive transitions of XCLK2 in both cases. Output polarity is selected by bit LIM0.XDOS (after reset: active low). The dual-rail mode is selected if LIM1.DRS and FMR0.XC1 are set. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT is cleared.</li></ul>
		XOID2	0	_	Transmit Optical Interface Data, port 2 Unipolar data sent to a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1) which is clocked on the positive transitions of XCLK. Clocking of data in NRZ code is done with 100% duty cycle. Data in CMI code is shifted out with 50% or 100% duty cycle on both transitions of XCLK2 according to the CMI coding. Output polarity is selected by bit LIM0.XDOS (after reset: data is sent active high). The single-rail mode is selected if LIM1.DRS is set and FMR0.XC1 is cleared. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT is cleared.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	D3	XL2.2	O (analog)	_	<b>Transmit Line 2, port 2</b> Analog output for the external transformer. Selected if LIM1.DRS is cleared. After reset this pin is in high-impedance state until bit FMR0.XC1 is set and XPM2.XLT is cleared.
		XDON2	0		<ul> <li>Transmit Data Output Negative, port 2 This digital output for transmitted dual-rail PCM(-) route signals can provide </li> <li>Half bauded signals with 50% duty cycle (LIM0.XFB = 0) or</li> <li>Full bauded signals with 100% duty cycle (LIM0.XFB = 1) The data is clocked on positive transitions of XCLK2 in both cases. Output polarity is selected by bit LIM0.XDOS (after reset: active low). The dual-rail mode is selected if LIM1.DRS and FMR0.XC1 are set. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT cleared.</li></ul>
		XFM2	0	-	Transmit Frame Marker, port 2This digital output marks the first bit of every frametransmitted on port XDOP. This function is onlyavailable in the optical interface mode (LIM1.DRS = 1and FMR0.XC1 = 0). Data is clocked on positivetransitions of XCLK2. After reset this pin is in high-impedance state until register LIM1.DRS is set andXPM2.XLT cleared.In remote loop configuration the XFM2 marker is notvalid.
	C4	XL3.2	I (analog)	-	Transmit Line 3, port 2 Analog transmit input 1.
	C3	XL4.2	I (analog)	-	Transmit Line 4, port 2 Analog transmit input 2.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	N4	XL1.3	O (analog)	-	<b>Transmit Line 1, port 3</b> Analog output to the external transformer. Selected if LIM1.DRS is cleared. After reset this pin is in high-impedance state until bit FMR0.XC1 is set and XPM2.XLT is cleared.
		XDOP3	0	-	<ul> <li>Transmit Data Output Positive, port 3 This digital output for transmitted dual-rail PCM(+) route signals can provide </li> <li>Half bauded signals with 50% duty cycle (LIM0.XFB = 0) or</li> <li>Full bauded signals with 100% duty cycle (LIM0.XFB = 1) The data is clocked with positive transitions of XCLK3 in both cases. Output polarity is selected by bit LIM0.XDOS (after reset: active low). The dual-rail mode is selected if LIM1.DRS and FMR0.XC1 are set. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT is cleared.</li></ul>
		XOID3	0	-	<b>Transmit Optical Interface Data, port 3</b> Unipolar data sent to a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1) which is clocked on the positive transitions of XCLK. Clocking of data in NRZ code is done with 100% duty cycle. Data in CMI code is shifted out with 50% or 100% duty cycle on both transitions of XCLK3 according to the CMI coding. Output polarity is selected by bit LIM0.XDOS (after reset: data is sent active high). The single-rail mode is selected if LIM1.DRS is set and FMR0.XC1 is cleared. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT is cleared.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	N3	XL2.3	O (analog)	_	<b>Transmit Line 2, port 3</b> Analog output for the external transformer. Selected if LIM1.DRS is cleared. After reset this pin is in high-impedance state until bit FMR0.XC1 is set and XPM2.XLT is cleared.
		XDON3	0		<ul> <li>Transmit Data Output Negative, port 3 This digital output for transmitted dual-rail PCM(-) route signals can provide </li> <li>Half bauded signals with 50% duty cycle (LIM0.XFB = 0) or</li> <li>Full bauded signals with 100% duty cycle (LIM0.XFB = 1) The data is clocked on positive transitions of XCLK3 in both cases. Output polarity is selected by bit LIM0.XDOS (after reset: active low). The dual-rail mode is selected if LIM1.DRS and FMR0.XC1 are set. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT cleared.</li></ul>
		XFM3	0	-	Transmit Frame Marker, port 3This digital output marks the first bit of every frame transmitted on port XDOP. This function is only available in the optical interface mode (LIM1.DRS = 1 and FMR0.XC1 = 0). Data is clocked on positive transitions of XCLK3. After reset this pin is in high- impedance state until register LIM1.DRS is set and XPM2.XLT cleared. In remote loop configuration the XFM3 marker is not valid.
	P4	XL3.3	I (analog)	-	Transmit Line 3, port 3 Analog transmit input 1.
	P3	XL4.3	I (analog)	-	Transmit Line 4, port 3 Analog transmit input 2.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	M7	XL1.4	O (analog)	-	<b>Transmit Line 1, port 4</b> Analog output to the external transformer. Selected if LIM1.DRS is cleared. After reset this pin is in high- impedance state until bit FMR0.XC1 is set and XPM2.XLT is cleared.
		XDOP4	0	-	<ul> <li>Transmit Data Output Positive, port 4 This digital output for transmitted dual-rail PCM(+) route signals can provide </li> <li>Half bauded signals with 50% duty cycle (LIM0.XFB = 0) or</li> <li>Full bauded signals with 100% duty cycle (LIM0.XFB = 1) The data is clocked with positive transitions of XCLK4 in both cases. Output polarity is selected by bit LIM0.XDOS (after reset: active low). The dual-rail mode is selected if LIM1.DRS and FMR0.XC1 are set. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT is cleared.</li></ul>
		XOID4	0	-	<b>Transmit Optical Interface Data, port 4</b> Unipolar data sent to a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1) which is clocked on the positive transitions of XCLK. Clocking of data in NRZ code is done with 100% duty cycle. Data in CMI code is shifted out with 50% or 100% duty cycle on both transitions of XCLK4 according to the CMI coding. Output polarity is selected by bit LIM0.XDOS (after reset: data is sent active high). The single-rail mode is selected if LIM1.DRS is set and FMR0.XC1 is cleared. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT is cleared.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	M6	XL2.4	O (analog)	-	<b>Transmit Line 2, port 4</b> Analog output for the external transformer. Selected if LIM1.DRS is cleared. After reset this pin is in high- impedance state until bit FMR0.XC1 is set and XPM2.XLT is cleared.
		XDON4	0	_	<ul> <li>Transmit Data Output Negative, port 4 This digital output for transmitted dual-rail PCM(-) route signals can provide </li> <li>Half bauded signals with 50% duty cycle (LIM0.XFB = 0) or</li> <li>Full bauded signals with 100% duty cycle (LIM0.XFB = 1) The data is clocked on positive transitions of XCLK4 in both cases. Output polarity is selected by bit LIM0.XDOS (after reset: active low). The dual-rail mode is selected if LIM1.DRS and FMR0.XC1 are set. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT cleared.</li></ul>
		XFM4	0	_	<b>Transmit Frame Marker, port 4</b> This digital output marks the first bit of every frame transmitted on port XDOP. This function is only available in the optical interface mode (LIM1.DRS = 1 and FMR0.XC1 = 0). Data is clocked on positive transitions of XCLK4. After reset this pin is in high- impedance state until register LIM1.DRS is set and XPM2.XLT cleared. In remote loop configuration the XFM4 marker is not valid.
	N7	XL3.4	I (analog)	-	Transmit Line 3, port 4 Analog transmit input 1.
	N6	XL4.4	I (analog)	-	Transmit Line 4, port 4 Analog transmit input 2.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	N11	XL1.5	O (analog)	-	<b>Transmit Line 1, port 5</b> Analog output to the external transformer. Selected if LIM1.DRS is cleared. After reset this pin is in high- impedance state until bit FMR0.XC1 is set and XPM2.XLT is cleared.
		XDOP5	0	-	<ul> <li>Transmit Data Output Positive, port 5 This digital output for transmitted dual-rail PCM(+) route signals can provide </li> <li>Half bauded signals with 50% duty cycle (LIM0.XFB = 0) or</li> <li>Full bauded signals with 100% duty cycle (LIM0.XFB = 1) The data is clocked with positive transitions of XCLK5 in both cases. Output polarity is selected by bit LIM0.XDOS (after reset: active low). The dual-rail mode is selected if LIM1.DRS and FMR0.XC1 are set. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT is cleared.</li></ul>
		XOID5	0	-	<b>Transmit Optical Interface Data, port 5</b> Unipolar data sent to a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1) which is clocked on the positive transitions of XCLK. Clocking of data in NRZ code is done with 100% duty cycle. Data in CMI code is shifted out with 50% or 100% duty cycle on both transitions of XCLK5 according to the CMI coding. Output polarity is selected by bit LIM0.XDOS (after reset: data is sent active high). The single-rail mode is selected if LIM1.DRS is set and FMR0.XC1 is cleared. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT is cleared.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	N10	XL2.5	O (analog)	-	<b>Transmit Line 2, port 5</b> Analog output for the external transformer. Selected if LIM1.DRS is cleared. After reset this pin is in high- impedance state until bit FMR0.XC1 is set and XPM2.XLT is cleared.
		XDON5	0		<ul> <li>Transmit Data Output Negative, port 5 <ul> <li>This digital output for transmitted dual-rail</li> <li>PCM(-) route signals can provide</li> <li>Half bauded signals with 50% duty cycle (LIM0.XFB = 0) or</li> <li>Full bauded signals with 100% duty cycle (LIM0.XFB = 1)</li> <li>The data is clocked on positive transitions of XCLK5 in both cases. Output polarity is selected by bit</li> <li>LIM0.XDOS (after reset: active low).</li> <li>The dual-rail mode is selected if LIM1.DRS and</li> <li>FMR0.XC1 are set. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT cleared.</li> </ul> </li> </ul>
		XFM5	0	-	Transmit Frame Marker, port 5This digital output marks the first bit of every frame transmitted on port XDOP. This function is only available in the optical interface mode (LIM1.DRS = 1 and FMR0.XC1 = 0). Data is clocked on positive transitions of XCLK5. After reset this pin is in high- impedance state until register LIM1.DRS is set and XPM2.XLT cleared. In remote loop configuration the XFM5 marker is not valid.
	P11	XL3.5	I (analog)	-	Transmit Line 3, port 5 Analog transmit input 1.
	P10	XL4.5	I (analog)	-	Transmit Line 4, port 5 Analog transmit input 2.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	N14	XL1.6	O (analog)	-	<b>Transmit Line 1, port 6</b> Analog output to the external transformer. Selected if LIM1.DRS is cleared. After reset this pin is in high-impedance state until bit FMR0.XC1 is set and XPM2.XLT is cleared.
		XDOP6	0	-	<ul> <li>Transmit Data Output Positive, port 6 This digital output for transmitted dual-rail PCM(+) route signals can provide </li> <li>Half bauded signals with 50% duty cycle (LIM0.XFB = 0) or</li> <li>Full bauded signals with 100% duty cycle (LIM0.XFB = 1) The data is clocked with positive transitions of XCLK6 in both cases. Output polarity is selected by bit LIM0.XDOS (after reset: active low). The dual-rail mode is selected if LIM1.DRS and FMR0.XC1 are set. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT is cleared.</li></ul>
		XOID6	0	-	<b>Transmit Optical Interface Data, port 6</b> Unipolar data sent to a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1) which is clocked on the positive transitions of XCLK. Clocking of data in NRZ code is done with 100% duty cycle. Data in CMI code is shifted out with 50% or 100% duty cycle on both transitions of XCLK6 according to the CMI coding. Output polarity is selected by bit LIM0.XDOS (after reset: data is sent active high). The single-rail mode is selected if LIM1.DRS is set and FMR0.XC1 is cleared. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT is cleared.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	N13	XL2.6	O (analog)	-	<b>Transmit Line 2, port 6</b> Analog output for the external transformer. Selected if LIM1.DRS is cleared. After reset this pin is in high- impedance state until bit FMR0.XC1 is set and XPM2.XLT is cleared.
		XDON6	0	_	<ul> <li>Transmit Data Output Negative, port 6 This digital output for transmitted dual-rail PCM(-) route signals can provide </li> <li>Half bauded signals with 50% duty cycle (LIM0.XFB = 0) or</li> <li>Full bauded signals with 100% duty cycle (LIM0.XFB = 1) The data is clocked on positive transitions of XCLK6 in both cases. Output polarity is selected by bit LIM0.XDOS (after reset: active low). The dual-rail mode is selected if LIM1.DRS and FMR0.XC1 are set. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT cleared.</li></ul>
		XFM6	0	_	Transmit Frame Marker, port 6 This digital output marks the first bit of every frame transmitted on port XDOP. This function is only available in the optical interface mode (LIM1.DRS = 1 and FMR0.XC1 = 0). Data is clocked on positive transitions of XCLK6. After reset this pin is in high- impedance state until register LIM1.DRS is set and XPM2.XLT cleared. In remote loop configuration the XFM6 marker is not valid.
	P14	XL3.6	I (analog)	-	Transmit Line 3, port 6 Analog transmit input 1.
	P13	XL4.6	I (analog)	-	Transmit Line 4, port 6 Analog transmit input 2.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	D14	XL1.7	O (analog)	-	<b>Transmit Line 1, port 7</b> Analog output to the external transformer. Selected if LIM1.DRS is cleared. After reset this pin is in high-impedance state until bit FMR0.XC1 is set and XPM2.XLT is cleared.
		XDOP7	0	-	<ul> <li>Transmit Data Output Positive, port 7 This digital output for transmitted dual-rail PCM(+) route signals can provide </li> <li>Half bauded signals with 50% duty cycle (LIM0.XFB = 0) or</li> <li>Full bauded signals with 100% duty cycle (LIM0.XFB = 1) The data is clocked with positive transitions of XCLK7 in both cases. Output polarity is selected by bit LIM0.XDOS (after reset: active low). The dual-rail mode is selected if LIM1.DRS and FMR0.XC1 are set. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT is cleared.</li></ul>
		XOID7	0	-	<b>Transmit Optical Interface Data, port 7</b> Unipolar data sent to a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1) which is clocked on the positive transitions of XCLK. Clocking of data in NRZ code is done with 100% duty cycle. Data in CMI code is shifted out with 50% or 100% duty cycle on both transitions of XCLK7 according to the CMI coding. Output polarity is selected by bit LIM0.XDOS (after reset: data is sent active high). The single-rail mode is selected if LIM1.DRS is set and FMR0.XC1 is cleared. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT is cleared.

Table 1I/O Signals (cont'd)



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	D13	XL2.7	O (analog)	-	<b>Transmit Line 2, port 7</b> Analog output for the external transformer. Selected if LIM1.DRS is cleared. After reset this pin is in high-impedance state until bit FMR0.XC1 is set and XPM2.XLT is cleared.
		XDON7	0	_	<ul> <li>Transmit Data Output Negative, port 7</li> <li>This digital output for transmitted dual-rail</li> <li>PCM(-) route signals can provide</li> <li>Half bauded signals with 50% duty cycle (LIM0.XFB = 0) or</li> <li>Full bauded signals with 100% duty cycle (LIM0.XFB = 1)</li> <li>The data is clocked on positive transitions of XCLK7 in both cases. Output polarity is selected by bit</li> <li>LIM0.XDOS (after reset: active low).</li> <li>The dual-rail mode is selected if LIM1.DRS and</li> <li>FMR0.XC1 are set. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT cleared.</li> </ul>
		XFM7	0	_	<b>Transmit Frame Marker, port 7</b> This digital output marks the first bit of every frame transmitted on port XDOP. This function is only available in the optical interface mode (LIM1.DRS = 1 and FMR0.XC1 = 0). Data is clocked on positive transitions of XCLK7. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT cleared. In remote loop configuration the XFM7 marker is not valid.
	C14	XL3.7	I (analog)	-	Transmit Line 3, port 7 Analog transmit input 1.
	C13	XL4.7	I (analog)	-	Transmit Line 4, port 7 Analog transmit input 2.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	E11	XL1.8	O (analog)	-	<b>Transmit Line 1, port 8</b> Analog output to the external transformer. Selected if LIM1.DRS is cleared. After reset this pin is in high- impedance state until bit FMR0.XC1 is set and XPM2.XLT is cleared.
		XDOP8	0	-	<ul> <li>Transmit Data Output Positive, port 8 This digital output for transmitted dual-rail PCM(+) route signals can provide </li> <li>Half bauded signals with 50% duty cycle (LIM0.XFB = 0) or</li> <li>Full bauded signals with 100% duty cycle (LIM0.XFB = 1) The data is clocked with positive transitions of XCLK8 in both cases. Output polarity is selected by bit LIM0.XDOS (after reset: active low). The dual-rail mode is selected if LIM1.DRS and FMR0.XC1 are set. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT is cleared.</li></ul>
		XOID8	0	-	<b>Transmit Optical Interface Data, port 8</b> Unipolar data sent to a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1) which is clocked on the positive transitions of XCLK. Clocking of data in NRZ code is done with 100% duty cycle. Data in CMI code is shifted out with 50% or 100% duty cycle on both transitions of XCLK8 according to the CMI coding. Output polarity is selected by bit LIM0.XDOS (after reset: data is sent active high). The single-rail mode is selected if LIM1.DRS is set and FMR0.XC1 is cleared. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT is cleared.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	E10	XL2.8	O (analog)	-	<b>Transmit Line 2, port 8</b> Analog output for the external transformer. Selected if LIM1.DRS is cleared. After reset this pin is in high- impedance state until bit FMR0.XC1 is set and XPM2.XLT is cleared.
		XDON8	0	-	<ul> <li>Transmit Data Output Negative, port 8 This digital output for transmitted dual-rail PCM(-) route signals can provide </li> <li>Half bauded signals with 50% duty cycle (LIM0.XFB = 0) or</li> <li>Full bauded signals with 100% duty cycle (LIM0.XFB = 1) The data is clocked on positive transitions of XCLK8 in both cases. Output polarity is selected by bit LIM0.XDOS (after reset: active low). The dual-rail mode is selected if LIM1.DRS and FMR0.XC1 are set. After reset this pin is in high-impedance state until register LIM1.DRS is set and XPM2.XLT cleared.</li></ul>
		XFM8	0	-	<b>Transmit Frame Marker, port 8</b> This digital output marks the first bit of every frame transmitted on port XDOP8. This function is only available in the optical interface mode (LIM1.DRS = 1 and FMR0.XC1 = 0). Data is clocked on positive transitions of XCLK8. After reset this pin is in high- impedance state until register LIM1.DRS is set and XPM2.XLT cleared. In remote loop configuration the XFM8 marker is not valid.
	D11	XL3.8	I (analog)	-	Transmit Line 3, port 8 Analog transmit input 1.
	D10	XL4.8	I (analog)	-	Transmit Line 4, port 8 Analog transmit input 2.
Clock S	ignals				
	J6	MCLK	1	PU	<b>Master Clock</b> A reference clock of better than $\pm 32$ ppm accuracy in the range of 1.02 to 20 MHz must be provided on this pin. The OctalFALC <sup>TM</sup> internally derives all necessary clocks from this master (see registers GCM(6:1)).
	G13	SYNC	1	PU	Clock Synchronization of DCO-R If a clock is detected on pin SYNC the DCO-R circuitry of the OctalFALC <sup>™</sup> synchronizes to this 1.544/2.048 MHz clock (see LIM0.MAS, CMR1.DCS and CMR2.DCF). Additionally, in master mode the OctalFALC <sup>™</sup> is able to synchronize to an

## Table 1I/O Signals (cont'd)

8 kHz reference clock (IPC.SSYF = 1). If not connected, an internal pullup transistor ensures high input level.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	G12	SEC	1	PU	One-Second Timer Input A pulse with logical high level for at least two 2.048 MHz cycles triggers the internal one-second timer. After reset this pin is configured to be an input. If not connected, an internal pullup transistor ensures high input level (see register GPC1).
		SEC	0	_	One-Second Timer Output Activated high every second for two 2.048 MHz clock cycles.
		FSC	0	-	<b>8 kHz Frame Synchronization</b> The optionally synchronization pulse is active high or low for one 2.048/1.544 MHz cycle (pulse width = 488 ns for E1and 648 ns or T1/J1).
System	Interfac	e Receive			
	C2	RDO1	0	_	Receive Data Out, port 1 Received data that is sent to the system highway. Clocking of data is done with the rising or falling edge (SIC3.RESR) of SCLKR1, if the receive elastic store is bypassed. The delay between the beginning of time slot 0 and the initial edge of SCLKR1 (after SYPR goes active) is determined by the values of registers RC1 and RC0. If received data is shifted out with higher (more than 2.048/1.544 Mbit/s) data rates, the active channel phase is defined by bits SIC2.SICS(2:0). During inactive channel phases RDO1 is cleared (driven to low level, not tristate).
	C1	SCLKR1	I/O	PU	System Clock Receive, port 1 Working clock for the receive system interface with a frequency of 16.384/8.192/4.096/2.048 MHz in E1 mode and 16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = '0') or 12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = '1') in T1/J1 mode. If the receive elastic store is bypassed, the clock supplied on this pin is ignored, because RCLK is used to clock the receive system interface. If SCLKR1 is configured to be an output, the internal working clock of the receive system interface sourced by DCO-R or RCLK is output.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	E4	RDO2	0	-	Receive Data Out, port 2Received data that is sent to the system highway.Clocking of data is done with the rising or falling edge(SIC3.RESR) of SCLKR2, if the receive elastic store isbypassed. The delay between the beginning of time slot0 and the initial edge of SCLKR2 (after SYPR goesactive) is determined by the values of registers RC1 andRC0.If received data is shifted out with higher (more than2.048/1.544 Mbit/s) data rates, the active channelphase is defined by bits SIC2.SICS(2:0). During inactivechannel phases RDO2 is cleared (driven to low level,not tristate).
	E1	SCLKR2	I/O	PU	System Clock Receive, port 2 Working clock for the receive system interface with a frequency of 16.384/8.192/4.096/2.048 MHz in E1 mode and 16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = 0) or 12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = 1) in T1/J1 mode. If the receive elastic store is bypassed, the clock supplied on this pin is ignored, because RCLK is used to clock the receive system interface. If SCLKR2 is configured to be an output, the internal working clock of the receive system interface sourced by DCO-R or RCLK is output.
	L6	RDO3	0	_	<ul> <li>Receive Data Out, port 3</li> <li>Received data that is sent to the system highway.</li> <li>Clocking of data is done with the rising or falling edge (SIC3.RESR) of SCLKR3, if the receive elastic store is bypassed. The delay between the beginning of time slot 0 and the initial edge of SCLKR3 (after SYPR goes active) is determined by the values of registers RC1 and RC0.</li> <li>If received data is shifted out with higher (more than 2.048/1.544 Mbit/s) data rates, the active channel phase is defined by bits SIC2.SICS(2:0). During inactive channel phases RDO3 is cleared (driven to low level, not tristate).</li> </ul>
	К4	SCLKR3	I/O	PU	System Clock Receive, port 3 Working clock for the receive system interface with a frequency of 16.384/8.192/4.096/2.048 MHz in E1 mode and 16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = 0) or 12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = 1) in T1/J1 mode. If the receive elastic store is bypassed, the clock supplied on this pin is ignored, because RCLK is used to clock the receive system interface. If SCLKR3 is configured to be an output, the internal working clock of the receive system interface sourced by DCO-R or RCLK is output.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	МЗ	RDO4	0	-	Receive Data Out, port 4 Received data that is sent to the system highway. Clocking of data is done with the rising or falling edge (SIC3.RESR) of SCLKR4, if the receive elastic store is bypassed. The delay between the beginning of time slot 0 and the initial edge of SCLKR4 (after SYPR goes active) is determined by the values of registers RC1 and RC0. If received data is shifted out with higher (more than 2.048/1.544 Mbit/s) data rates, the active channel phase is defined by bits SIC2.SICS(2:0). During inactive channel phases RDO4 is cleared (driven to low level, not tristate).
	M1	SCLKR4	I/O	PU	System Clock Receive, port 4 Working clock for the receive system interface with a frequency of 16.384/8.192/4.096/2.048 MHz in E1 mode and 16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = 0) or 12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = 1) in T1/J1 mode. If the receive elastic store is bypassed, the clock supplied on this pin is ignored, because RCLK is used to clock the receive system interface. If SCLKR4 is configured to be an output, the internal working clock of the receive system interface sourced by DCO-R or RCLK is output.
	P15	RDO5	0		<ul> <li>Receive Data Out, port 5</li> <li>Received data that is sent to the system highway.</li> <li>Clocking of data is done with the rising or falling edge (SIC3.RESR) of SCLKR5, if the receive elastic store is bypassed. The delay between the beginning of time slot 0 and the initial edge of SCLKR5 (after SYPR goes active) is determined by the values of registers RC1 and RC0.</li> <li>If received data is shifted out with higher (more than 2.048/1.544 Mbit/s) data rates, the active channel phase is defined by bits SIC2.SICS(2:0). During inactive channel phases RDO5 is cleared (driven to low level, not tristate).</li> </ul>
	P16	SCLKR5	I/O	PU	System Clock Receive, port 5 Working clock for the receive system interface with a frequency of 16.384/8.192/4.096/2.048 MHz in E1 mode and 16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = 0) or 12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = 1) in T1/J1 mode. If the receive elastic store is bypassed, the clock supplied on this pin is ignored, because RCLK is used to clock the receive system interface. If SCLKR5 is configured to be an output, the internal working clock of the receive system interface sourced by DCO-R or RCLK is output.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	M10	RDO6	0	-	Receive Data Out, port 6 Received data that is sent to the system highway. Clocking of data is done with the rising or falling edge (SIC3.RESR) of SCLKR6, if the receive elastic store is bypassed. The delay between the beginning of time slot 0 and the initial edge of SCLKR6 (after SYPR goes active) is determined by the values of registers RC1 and RC0. If received data is shifted out with higher (more than 2.048/1.544 Mbit/s) data rates, the active channel phase is defined by bits SIC2.SICS(2:0). During inactive channel phases RDO6 is cleared (driven to low level, not tristate).
	M16	SCLKR6	I/O	PU	System Clock Receive, port 6 Working clock for the receive system interface with a frequency of 16.384/8.192/4.096/2.048 MHz in E1 mode and 16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = 0) or 12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = 1) in T1/J1 mode. If the receive elastic store is bypassed, the clock supplied on this pin is ignored, because RCLK is used to clock the receive system interface. If SCLKR6 is configured to be an output, the internal working clock of the receive system interface sourced by DCO-R or RCLK is output.
	F15	RDO7	0	-	<ul> <li>Receive Data Out, port 7</li> <li>Received data that is sent to the system highway.</li> <li>Clocking of data is done with the rising or falling edge (SIC3.RESR) of SCLKR7, if the receive elastic store is bypassed. The delay between the beginning of time slot 0 and the initial edge of SCLKR7 (after SYPR goes active) is determined by the values of registers RC1 and RC0.</li> <li>If received data is shifted out with higher (more than 2.048/1.544 Mbit/s) data rates, the active channel phase is defined by bits SIC2.SICS(2:0). During inactive channel phases RDO7 is cleared (driven to low level, not tristate).</li> </ul>
	F13	SCLKR7	I/O	PU	System Clock Receive, port 7 Working clock for the receive system interface with a frequency of 16.384/8.192/4.096/2.048 MHz in E1 mode and 16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = 0) or 12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = 1) in T1/J1 mode. If the receive elastic store is bypassed, the clock supplied on this pin is ignored, because RCLK is used to clock the receive system interface. If SCLKR7 is configured to be an output, the internal working clock of the receive system interface sourced by DCO-R or RCLK is output.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	E13	RDO8	0	-	Receive Data Out, port 8Received data that is sent to the system highway.Clocking of data is done with the rising or falling edge(SIC3.RESR) of SCLKR8, if the receive elastic store isbypassed. The delay between the beginning of time slot0 and the initial edge of SCLKR8 (after SYPR goesactive) is determined by the values of registers RC1 andRC0.If received data is shifted out with higher (more than2.048/1.544 Mbit/s) data rates, the active channelphase is defined by bits SIC2.SICS(2:0). During inactivechannel phases RDO8 is cleared (driven to low level,not tristate).
Suctom	E16	SCLKR8	I/O	PU	System Clock Receive, port 8 Working clock for the receive system interface with a frequency of 16.384/8.192/4.096/2.048 MHz in E1 mode and 16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = 0) or 12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = 1) in T1/J1 mode. If the receive elastic store is bypassed, the clock supplied on this pin is ignored, because RCLK is used to clock the receive system interface. If SCLKR8 is configured to be an output, the internal working clock of the receive system interface sourced by DCO-R or RCLK is output.
System	1		1	DU	Tuonomit Doto In mort d
	E5	XDI1	1	PU	Transmit Data In, port 1Transmit data received from the system highway.Latching of data is done with rising or falling transitionsof SCLKX1 according to bit SIC3.RESX.The delay between the beginning of time slot 0 and theinitial edge of SCLKX1 (after SYPX goes active) isdetermined by the registers XC(1:0).In higher (more than 1.544/2.048 Mbit/s) data ratessampling of data is defined by bits SIC2.SICS(2:0).
	D1	SCLKX1	1	PU	System Clock Transmit, port 1 Working clock for the transmit system interface with a frequency of 16.384/8.192/4.096/2.048 in E1 mode and 16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = 0) or 12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = 1) in T1/J1 mode.
	F7	XDI2		PU	<b>Transmit Data In, port 2</b> Transmit data received from the system highway. Latching of data is done with rising or falling transitions of SCLKX2 according to bit SIC3.RESX. The delay between the beginning of time slot 0 and the initial edge of SCLKX2 (after SYPX goes active) is determined by the registers XC(1:0). In higher (more than 1.544/2.048 Mbit/s) data rates sampling of data is defined by bits SIC2.SICS(2:0).



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	F8	SCLKX2	I	PU	System Clock Transmit, port 2 Working clock for the transmit system interface with a frequency of 16.384/8.192/4.096/2.048 in E1 mode and 16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = 0) or 12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = 1) in T1/J1 mode.
	L5	XDI3	I	PU	Transmit Data In, port 3Transmit data received from the system highway.Latching of data is done with rising or falling transitionsof SCLKX3 according to bit SIC3.RESX.The delay between the beginning of time slot 0 and theinitial edge of SCLKX3 (after SYPX goes active) isdetermined by the registers XC(1:0).In higher (more than 1.544/2.048 Mbit/s) data ratessampling of data is defined by bits SIC2.SICS(2:0).
	L3	SCLKX3	I	PU	System Clock Transmit, port 3 Working clock for the transmit system interface with a frequency of 16.384/8.192/4.096/2.048 in E1 mode and 16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = 0) or 12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = 1) in T1/J1 mode.
	P2	XDI4	I	PU	Transmit Data In, port 4Transmit data received from the system highway.Latching of data is done with rising or falling transitionsof SCLKX4 according to bit SIC3.RESX.The delay between the beginning of time slot 0 and theinitial edge of SCLKX4 (after SYPX goes active) isdetermined by the registers XC(1:0).In higher (more than 1.544/2.048 Mbit/s) data ratessampling of data is defined by bits SIC2.SICS(2:0).
	N1	SCLKX4	I	PU	System Clock Transmit, port 4 Working clock for the transmit system interface with a frequency of 16.384/8.192/4.096/2.048 in E1 mode and 16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = 0) or 12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = 1) in T1/J1 mode.
	M11	XDI5	I	PU	Transmit Data In, port 5Transmit data received from the system highway.Latching of data is done with rising or falling transitionsof SCLKX5 according to bit SIC3.RESX.The delay between the beginning of time slot 0 and theinitial edge of SCLKX5 (after SYPX goes active) isdetermined by the registers XC(1:0).In higher (more than 1.544/2.048 Mbit/s) data ratessampling of data is defined by bits SIC2.SICS(2:0).



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	M12	SCLKX5	1	PU	<b>System Clock Transmit, port 5</b> Working clock for the transmit system interface with a frequency of 16.384/8.192/4.096/2.048 in E1 mode and 16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = 0) or 12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = 1) in T1/J1 mode.
	L14	XDI6	1	PU	<b>Transmit Data In, port 6</b> Transmit data received from the system highway. Latching of data is done with rising or falling transitions of SCLKX6 according to bit SIC3.RESX. The delay between the beginning of time slot 0 and the initial edge of SCLKX6 (after SYPX goes active) is determined by the registers XC(1:0). In higher (more than 1.544/2.048 Mbit/s) data rates sampling of data is defined by bits SIC2.SICS(2:0).
	L16	SCLKX6	1	PU	System Clock Transmit, port 6 Working clock for the transmit system interface with a frequency of $16.384/8.192/4.096/2.048$ in E1 mode and $16.384/8.192/4.096/2.048$ MHz (SIC2.SSC2 = 0) or $12.352/6.176/3.088/1.544$ MHz (SIC2.SSC2 = 1) in T1/J1 mode.
	F9	XDI7	1	PU	<b>Transmit Data In, port 7</b> Transmit data received from the system highway. Latching of data is done with rising or falling transitions of SCLKX1 according to bit SIC3.RESX. The delay between the beginning of time slot 0 and the initial edge of SCLKX1 (after SYPX goes active) is determined by the registers XC(1:0). In higher (more than 1.544/2.048 Mbit/s) data rates sampling of data is defined by bits SIC2.SICS(2:0).
	F12	SCLKX7	1	PU	<b>System Clock Transmit, port 7</b> Working clock for the transmit system interface with a frequency of 16.384/8.192/4.096/2.048 in E1 mode and 16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = 0) or 12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = 1) in T1/J1 mode.
	C15	XDI8	1	PU	<b>Transmit Data In, port 8</b> Transmit data received from the system highway. Latching of data is done with rising or falling transitions of SCLKX8 according to bit SIC3.RESX. The delay between the beginning of time slot 0 and the initial edge of SCLKX8 (after SYPX goes active) is determined by the registers XC(1:0). In higher (more than 1.544/2.048 Mbit/s) data rates sampling of data is defined by bits SIC2.SICS(2:0).



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	D16	SCLKX8	1	PU	<b>System Clock Transmit, port 8</b> Working clock for the transmit system interface with a frequency of 16.384/8.192/4.096/2.048 in E1 mode and 16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = ´0´) or 12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = ´1´) in T1/J1 mode.
Multi Fu	nction	Pins			
	B1	RPA1	I/O	PU/-	Receive Multifunction Pins A to C, port 1
	D2	RPB1	I/O	PU/-	Depending on programming of bits PC(1:3).RPC(3:0)
	E7	RPC1	I/O	PU/-	these multifunction ports carry information to the system interface or from the system to the OctalFALC <sup>™</sup> . After reset these ports are configured to be inputs. With the selection of the appropriate pin function, the corresponding input/output configuration is achieved automatically. Depending on bit SIC3.RESR latching/transmission of data is done with the rising or falling edge of SCLKR. If not connected, an internal pullup transistor ensures a high input level. The input function must not be selected twice or more Selectable pin functions are described below.
	B1	RPA1	1	PU	Synchronous Pulse Receive, port 1
	D2	RPB1	1	PU	$\overline{\text{SYPR}}$ , PC(1:3).RPC(3:0) = $(0000_{b})^{2}$
	E7	RPC1		PU	<ul> <li>Together with the values of registers RC(1:0) this signal defines the beginning of time slot 0 on system highway port RDO.</li> <li>Only one multifunction port may be selected as SYPR input. After reset, SYPR of port A is used, the other lines are ignored.</li> <li>In system interface multiplex mode, SYPR has to be provided at port RPA1 for four or all eight channels dependent if 4:1 or 8:1 multiplex mode is selected.</li> <li>SYPR defines the beginning of the time slot 0 on port RDO/RSIG.</li> <li>The pulse cycle is an integer multiple of 125 μs.</li> </ul>
	B1	RPA1	0	-	Receive Frame Marker (RFM), port 1
	D2	RPB1	0	_	PC(1:3).RPC(3:0) = ´0001 <sub>b</sub> ´ 
	E7	RPC1	0	-	The receive frame marker can be active high for a 2.048 MHz (E1) or 1.544 MHz (T1/J1) period during any bit position of the current frame. It is clocked off with the rising or falling edge of SCLKR or RCLK, depending or SIC3.RESR. Offset programming is done by using registers RC(1:0). <b>CMR2.IRSP = '1'</b> Frame synchronization pulse generated by the DCO-F circuitry internally. This pulse is active low for a 2.048 MHz (E1) or 1.544 MHz (T1/J1) period.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	B1	RPA1	0	_	Receive Multiframe Begin (RMFB), port 1
	D2	RPB1	0	_	$PC(1:3).RPC(3:0) = '0010_{b}'$
	B1 D2 E7 E7	RPD1 RPC1 RPA1 RPB1 RPC1	0 0 0 0 0 0 0	-	<ul> <li>In E1 mode RMFB marks the beginning of every received multiframe (RDO). Optionally the time slot 16 CAS multiframe begin can be marked (SIC3.CASMF). Active high for one 2.048 MHz period.</li> <li>In T1/J1 mode the function depends on bit XC0.MFBS:</li> <li>MFBS = '1'</li> <li>RMFB marks the beginning of every received multiframe (RDO).</li> <li>MFBS = '0'</li> <li>RMFB marks the beginning of every received superframe. Additional pulses are provided every 12 frames when using ESF/F24 or F72 format.</li> <li>Receive Signaling Marker (RSIGM), port 1</li> <li>PC(1:3).RPC(3:0) = '0011<sub>b</sub>'</li> <li>E1: Marks the time slots which are defined by register RTR(4:1) of every received frame on port RDO. T1/J1: Marks the time slots which are defined by register RTR(4:1) of every received frame on port RDO, if CAS-BR is not used.</li> </ul>
					bit of each channel every sixth frames is marked, if CAS-BR is enabled by XC0.BRM = ´1´.
	B1	RPA1	0	-	Receive Signaling Data (RSIG), port 1 $PC(1:3).RPC(3:0) = (0100_{h})$
	D2 E7	RPB1 RPC1	0	-	<ul> <li>The received CAS signaling data is sourced by this pin.</li> <li>Time slots on RSIG correlate directly to the time slot assignment on RDO.</li> <li>In 4:1 or 8:1 system interface multiplex mode four or eight received signaing data streams are merged into a single data stream respectively which is transmitted on RPB1 for 8:1 mode or RPB1 and RRB5 for 4:1 mode (bit- or byte-interleaved).</li> </ul>
	B1	RPA1	0	-	Data Link Bit Receive (DLR), port 1
	D2	RPB1	0	_	$PC(1:3).RPC(3:0) = (0101_b)$
	E7	RPC1	0	_	<ul> <li>E1: Marks the Sa(8:4)-bits within the data stream or RDO. The Sa(8:4)-bit positions in time slot 0 of ever frame not containing the frame alignment signal are selected by register XC0.</li> <li>T1/J1: Marks the DL-bit position within the data streat on RDO.</li> </ul>
	B1	RPA1	0	_	Freeze signaling (FREEZE), port 1
	D2	RPB1	0	_	$PC(1:3).RPC(3:0) = 0110_{b}$
	E7	RPC1	0	-	The freeze signaling status is set active high by detecting a loss of signal alarm, a loss of CAS frame alignment or a receive slip (positive or negative). It wil stay high for at least one complete multiframe after the alarm disappears. Setting SIC2.FFS enforces a high o pin FREEZE.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	B1	RPA1	0	-	Frame Synchronous Pulse (RFSP) , port 1
	D2	RPB1	0	-	$\overline{\text{RFSP}}, \text{PC}(1:3).\text{RPC}(3:0) = (0111_{b})$
	E7	RPC1	0	_	<ul> <li>Active low framing pulse derived from the received PCM route signal (line side, RCLK). During loss of synchronization (bit FRS0.LFA = ´1´), this pulse is suppressed (not influenced during alarm simulation). Pulse frequency: 8 kHz</li> <li>Pulse width: 488 ns (E1) or 648 ns (T1/J1).</li> </ul>
	B1	RPA1	I	PU	Receive Line Termination (RLT), port 1
	D2	RPB1	I	PU	$PC(1:3).RPC(3:0) = (1000_b)^{2}.$
	E7	RPC1	I	PU	
	B1	RPA1	1	PU	General Purpose Input (GPI), port 1
	D2	RPB1			$PC(1:3).RPC(3:0) = (1001_b).$
	E7	RPC1			The pin is set to input. The state of this input is reflected in the register bits MFPI.RPA, MFPI.RPB or MFPI.RPC respectively.
	B1	RPA1	0	-	General Purpose Output High (GPOH), port 1
	D2	RPB1			$PC(1:3).RPC(3:0) = (1010_b)$ . The pin level is set fix to high level.
	E7	RPC1			
	B1	RPA1	0	-	General Purpose Output Low (GPOL), port 1 PC(1:3).RPC(3:0) = $(1011_b)$ . The pin level is set fix to low level.
	D2	RPB1			
	E7	RPC1			
	B1	RPA1	0	-	Loss of Signal Indication Output (LOS), port 1 PC(1:3).RPC(3:0) = $(1100_b)$ . The output reflects the Loss of Signal status as readable in FRS0.LOS.
	D2	RPB1			
	E7	RPC1			
	B1	RPA1	I	PU	Receive TDM System Interface Tristate (RTDMT),
	D2	RPB1			port 1
	E7	RPC1			$PC(1:3).RPC(3:0) = (1101_b)$ . Controlling of tristate mode for RDO, RSIG,SCLKR and RFM. The RTDMT value is logically exored with the register bit SIC3.RRTRI.
	B1	RPA1	0	-	Receive Data Output Negative (RDON), port 1
	D2	RPB1			PC(1:3).RPC(3:0) = '1110 <sub>b</sub> '.
	E7	RPC1			Receive data output negative for dual rail mode on system side (LIM3.DRR = $(1)$ ). Bipolar violation output for single rail mode on system side (LIM3.DRR = $(0)$ ).
	B1	RPB1	0	-	Receive Clock Output (RCLK), port 1
	D2	RPB1			$PC(1:3).RPC(3:0) = (1111_b)$ . Default setting after reset
	E7	RPC1			Receive clock output RCLK. After reset RCLK is configured to be internally pulled up weekly. By setting of PC5.CRP RCLK is an active output. RCLK source and frequency selection is made by CMR1.RS(1:0) if COMP = '1' or by CMR4.RS(2:0) if COMP = '0'.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	E6	RPA2	I/O	PU/-	Receive Multifunction Pins A to C, port 2
	E8	RPB2			Depending on programming of bits PC(1:3).RPC(3:0)
	E9	RPC2			these multifunction ports carry information to the system interface or from the system to the OctalFALC <sup>TM</sup> . After reset these ports are configured to be inputs. With the selection of the appropriate pin function, the corresponding input/output configuration is achieved automatically. Depending on bit SIC3.RESR latching/transmission of data is done with the rising or falling edge of SCLKR. If not connected, an internal pullup transistor ensures a high input level. The input function must not be selected twice or more. Selectable pin functions as described for port 1.
	L4	RPA3	I/O	PU/-	Receive Multifunction Pins A to C, port 3
	L2	RPB3			Depending on programming of bits PC(1:3).RPC(3:0) these multifunction ports carry information to the system interface or from the system to the OctalFALC <sup>™</sup> . After reset these ports are configured to be inputs. With the selection of the appropriate pin function, the corresponding input/output configuration is achieved automatically. Depending on bit SIC3.RESR latching/transmission of data is done with the rising or falling edge of SCLKR. If not connected, an internal pullup transistor ensures a high input level. The input function must not be selected twice or more Selectable pin functions as described for port 1.
	L1	RPC3			
	M4	RPA4	I/O	PU/-	Receive Multifunction Pins A to C, port 4
	M5	RPB4			Depending on programming of bits PC(1:3).RPC(3:0) these multifunction ports carry information to the system
	N2	RPC4		in re se co au la fa fa T	interface or from the system to the OctalFALC <sup>TM</sup> . After reset these ports are configured to be inputs. With the selection of the appropriate pin function, the corresponding input/output configuration is achieved automatically. Depending on bit SIC3.RESR latching/transmission of data is done with the rising or falling edge of SCLKR. If not connected, an internal pullup transistor ensures a high input level. The input function must not be selected twice or more. Selectable pin functions as described for port 1.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	R16	RPA5	I/O	PU/-	Receive Multifunction Pins A to C, port 5
	N1N	RPB5			Depending on programming of bits PC(1:3).RPC(3:0)
	N1N	RPC5			these multifunction ports carry information to the system interface or from the system to the OctalFALC <sup>™</sup> . After reset these ports are configured to be inputs. With the selection of the appropriate pin function, the corresponding input/output configuration is achieved automatically. Depending on bit SIC3.RESR latching/transmission of data is done with the rising or falling edge of SCLKR. If not connected, an internal pullup transistor ensures a high input level. The input function must not be selected twice or more. Selectable pin functions as described for port 1.
	M13	RPA6	I/O	PU/-	Receive Multifunction Pins A to C, port 6
	L13	RPB6			Depending on programming of bits PC(1:3).RPC(3:0) these multifunction ports carry information to the system interface or from the system to the OctalFALC <sup>TM</sup> . After reset these ports are configured to be inputs. With the selection of the appropriate pin function, the corresponding input/output configuration is achieved automatically. Depending on bit SIC3.RESR latching/transmission of data is done with the rising or falling edge of SCLKR. If not connected, an internal pullup transistor ensures a high input level. The input function must not be selected twice or more. Selectable pin functions as described for port 1.
	L15	RPC6			
	F16	RPA7	I/O	PU/-	Receive Multifunction Pins A to C, port 7
	F14	RPB7			Depending on programming of bits PC(1:3).RPC(3:0) these multifunction ports carry information to the system
	F10	RPC7		interface or from the reset these ports are selection of the appri- corresponding input/ automatically. Deper latching/transmission falling edge of SCLK pullup transistor ensi- The input function m	interface or from the system to the OctalFALC <sup>TM</sup> . After reset these ports are configured to be inputs. With the selection of the appropriate pin function, the corresponding input/output configuration is achieved automatically. Depending on bit SIC3.RESR latching/transmission of data is done with the rising or falling edge of SCLKR. If not connected, an internal pullup transistor ensures a high input level. The input function must not be selected twice or more. Selectable pin functions as described for port 1.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	E12	RPA8	I/O	PU/-	Receive Multifunction Pins A to C, port 8
	D15	RPB8			Depending on programming of bits PC(1:3).RPC(3:0)
	F11 RPC8 inter rese sele corre auto latch fallir pullu The	these multifunction ports carry information to the system interface or from the system to the OctalFALC <sup>™</sup> . After reset these ports are configured to be inputs. With the selection of the appropriate pin function, the corresponding input/output configuration is achieved automatically. Depending on bit SIC3.RESR latching/transmission of data is done with the rising or falling edge of SCLKR. If not connected, an internal pullup transistor ensures a high input level. The input function must not be selected twice or more. Selectable pin functions as described for port 1.			
	E3	XPA1	I/O	PU/-	Transmit Multifunction Pins A and B, port 1
	E2	XPB1	I/O	PU/-	Depending on programming of bits PC(1:2).XPC(3:0) these multifunction ports carry information to the system interface or from the system to the OctalFALC <sup>TM</sup> . After reset the ports are configured to be inputs. With the selection of the appropriate pin function, the corresponding input/output configuration is achieved automatically. Depending on bit SIC3.RESX latching/transmission of data is done with the rising or falling edge of SCLKX. If not connected, an internal pullup transistor ensures a high input level. Each input function (SYPX, XMFS, XSIG,TCLK, XDIN, XLT or XLT) may only be selected once. SYPX and XMFS must not be used in parallel. Selectable pin functions are described below.
	E3	XPA1	1	PU	Synchronous Pulse Transmit, port 1
	E2	XPB1	1	PU	$\overline{SYPX}$ , PC(1:2).XPC(3:0) = '0000b'Together with the values of registers XC(0:1) this signaldefines the beginning of time slot 0 at system highwayport XDI.The pulse cycle is an integer multiple of 125 µs.SYPX must not be used in parallel with XMFS.
	E3	XPA1	I	PU	Transmit Multiframe Synchronization (XMFS), port 1
	E2	XPB1	PB1 I	PU	<ul> <li>PC(1:2).XPC(3:0) = '0001<sub>b</sub>'</li> <li>This port defines the frame and multiframe begin on the transmit system interface ports XDI and XSIG.</li> <li>Depending on PC5.CXMFS the signal on XMFS is active high or low.</li> <li>XMFS must not be used in parallel with SYPX.</li> <li>Note: A new multiframe position has settled at least one multiframe after pulse XMFS has been supplied.</li> </ul>



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	E3 E2	XPA1 XPB1	1	PU PU	Transmit Signaling Data (XSIG), port 1 PC(1:2).XPC(3:0) = '0010 <sub>b</sub> ' Input for transmit signaling data received from the signaling highway. Optionally, (SIC3.TTRF = '1'), sampling of XSIG data is controlled by the active high XSIGM marker. At higher data rates sampling of data is defined by bits SIC2.SICS(2:0).
	E3	XPA1	1	PU	Transmit Clock (TCLK), port 1
	E2	XPB1	ľ	PU	PC(1:2).XPC(3:0) = $(0011_b)$ A 2.048/8.192 MHz (E1) or 1.544/6.176 MHz (T1/J1) clock has to be sourced by the system if the internally generated transmit clock (generated by DCO-X) shall not be used. Optionally this input is used as a synchronization clock for the DCO-X circuitry with a frequency of 2.048 (E1) or 1.544 MHz (T1/J1).
	E3	XPA1	0	_	Transmit Multiframe Begin (XMFB), port 1
	E2	XPB1	0	_	PC(1:2).XPC(3:0) = $(0.00)$ XMFB marks the beginning of every transmitted multiframe on XDI. The signal is active high for one 2.048 (E1) or 1.544 MHz (T1/J1) period.
	E3	XPA1	0	-	Transmit Signaling Marker (XSIGM), port 1
	E2	XPB1	0	-	PC(1:2).XPC(3:0) = '0101 <sub>b</sub> ' E1 Marks the transmit time slots on XDI of every frame which are defined by register TTR(1:4). T1/J1 Marks the transmit time slots on XDI of every frame which are defined by register TTR(1:4) (if not CAS-BR is used). When using the CAS-BR signaling scheme the robbed bit of each channel in every sixth frame is marked.
	E3 E2	XPA1 XPB1	0	-	Data Link Bit Transmit (DLX), port 1         PC(1:2).XPC(3:0) = '0110 <sub>b</sub> '         E1         Marks the Sa(8:4)-bits within the data stream on XDI.         The Sa(8:4)-bit positions in time slot 0 of every frame not containing the frame alignment signal are selected by register XC0.SA8E to XC0.SA4E.         T1/J1         This output provides a 4 kHz signal which marks the DL-bit position within the data stream on XDI (in ESF mode only).
	E3	XPA1	0	_	Transmit Clock (XCLK), port 1
	E2	XPB1	0	-	PC(1:2).XPC(3:0) = $(0111_{b})$ Transmit line clock of 2.048 MHz (E1) or 1.544 MHz (T1/J1) derived from SCLKX/R, RCLK or generated internally by DCO circuitries.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	E3	XPA1	1	PU	Transmit Line Tristate (XLT), port 1
	E2	XPB1	I	PU	PC(1:2).XPC(3:0) = ´1000 <sub>b</sub> ´ A high level on this port sets the transmit lines XL1/2 or XDOP/N into tristate mode. This pin function is logically ored with register bit XPM2.XLT.
	E3	XPA1	I	PU	General Purpose Input (GPI), port 1
	E2	XPB1	1	PU	PC(1:2).XPC(3:0) = $(1001_{b})$ . The pin is set to input. The state of this input is reflected in the register bits MFPI.XPA, MFPI.XPB or MFPI.XPC respectively.
	E3	XPA1	0	_	General Purpose Output High (GPOH), port 1
	E2	XPB1	0	-	$PC(1:2).XPC(3:0) = (1010_b)$ . The pin level is set fix to high level.
	E3	XPA1	0	-	General Purpose Output Low (GPOL), port 1
	E2	XPB1	0	-	$PC(1:2).XPC(3:0) = (1011_b)$ . The pin level is set fix to high level.
	E3	XPA1	I	PU	Transmit Data Input Negative (XDIN), port 1
	E2	XPB1	I	PU	PC(1:2).XPC(3:0) = $(1101_b)$ . Transmit data input negative for dual rail mode on system side (LIM3.DRX = $(1)$ ).
	E3	XPA1	I	PU	Transmit Line Tristate, low active, port 1
	E2	XPB1	1	PU	$\overline{XLT}$ : PC(1:2).XPC(3:0) = '1110 <sub>b</sub> '.A low level on this port sets the transmit lines XL1/2 orXDOP/N into tristate mode. This pin function is logicallyored with register bit XPM2.XLT.
	F5 F6	XPA2 XPB2	I/O	PU/	<b>Transmit Multifunction Pins A and B, port 2</b> Depending on programming of bits PC(1:2).XPC(3:0) these multifunction ports carry information to the system interface or from the system to the OctalFALC <sup>TM</sup> . After reset the ports are configured to be inputs. With the selection of the appropriate pin function, the corresponding input/output configuration is achieved automatically. Depending on bit SIC3.RESX latching/transmission of data is done with the rising or falling edge of SCLKX. If not connected, an internal pullup transistor ensures a high input level. Each input function (SYPX, XMFS, XSIG,TCLK, XDIN, XLT or XLT) may only be selected once. SYPX and XMFS must not be used in parallel. Selectable pin functions as described for port 1.

Table 1I/O Signals (cont'd)



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	L7 M7	XPA3 XPB3	I/O	PU/-	<b>Transmit Multifunction Pins A and B, port 3</b> Depending on programming of bits PC(1:2).XPC(3:0) these multifunction ports carry information to the system interface or from the system to the OctalFALC <sup>TM</sup> . After reset the ports are configured to be inputs. With the selection of the appropriate pin function, the corresponding input/output configuration is achieved automatically. Depending on bit SIC3.RESX latching/transmission of data is done with the rising or falling edge of SCLKX. If not connected, an internal pullup transistor ensures a high input level. Each input function (SYPX, XMFS, XSIG,TCLK, XDIN, XLT or XLT) may only be selected once. SYPX and XMFS must not be used in parallel. Selectable pin functions as described for port 1.
	P1 R1	XPA4 XPB4	I/O	PU/-	<b>Transmit Multifunction Pins A and B, port 4</b> Depending on programming of bits PC(1:2).XPC(3:0) these multifunction ports carry information to the system interface or from the system to the OctalFALC <sup>TM</sup> . After reset the ports are configured to be inputs. With the selection of the appropriate pin function, the corresponding input/output configuration is achieved automatically. Depending on bit SIC3.RESX latching/transmission of data is done with the rising or falling edge of SCLKX. If not connected, an internal pullup transistor ensures a high input level. Each input function (SYPX, XMFS, XSIG,TCLK, XDIN, XLT or XLT) may only be selected once. SYPX and XMFS must not be used in parallel. Selectable pin functions as described for port 1.
	M14 M15	XPA5 XPB5	I/O	PU/-	<b>Transmit Multifunction Pins A and B, port 5</b> Depending on programming of bits PC(1:2).XPC(3:0) these multifunction ports carry information to the system interface or from the system to the OctalFALC <sup>TM</sup> . After reset the ports are configured to be inputs. With the selection of the appropriate pin function, the corresponding input/output configuration is achieved automatically. Depending on bit SIC3.RESX latching/transmission of data is done with the rising or falling edge of SCLKX. If not connected, an internal pullup transistor ensures a high input level. Each input function (SYPX, XMFS, XSIG,TCLK, XDIN, XLT or XLT) may only be selected once. SYPX and XMFS must not be used in parallel. Selectable pin functions as described for port 1.



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	L12 L11	XPA6 XPB6	I/O	PU/-	<b>Transmit Multifunction Pins A and B, port 6</b> Depending on programming of bits PC(1:2).XPC(3:0) these multifunction ports carry information to the system interface or from the system to the OctalFALC <sup>TM</sup> . After reset the ports are configured to be inputs. With the selection of the appropriate pin function, the corresponding input/output configuration is achieved automatically. Depending on bit SIC3.RESX latching/transmission of data is done with the rising or falling edge of SCLKX. If not connected, an internal pullup transistor ensures a high input level. Each input function (SYPX, XMFS, XSIG,TCLK, XDIN, XLT or XLT) may only be selected once. SYPX and XMFS must not be used in parallel. Selectable pin functions as described for port 1.
	E14 E15	XPA7 XPB7	I/O	PU/-	<b>Transmit Multifunction Pins A and B, port 7</b> Depending on programming of bits PC(1:2).XPC(3:0) these multifunction ports carry information to the system interface or from the system to the OctalFALC <sup>TM</sup> . After reset the ports are configured to be inputs. With the selection of the appropriate pin function, the corresponding input/output configuration is achieved automatically. Depending on bit SIC3.RESX latching/transmission of data is done with the rising or falling edge of SCLKX. If not connected, an internal pullup transistor ensures a high input level. Each input function (SYPX, XMFS, XSIG,TCLK, XDIN, XLT or XLT) may only be selected once. SYPX and XMFS must not be used in parallel. Selectable pin functions as described for port 1.
	C16 B16	XPA8 XPB8	I/O	PU/-	<b>Transmit Multifunction Pins A and B, port 8</b> Depending on programming of bits PC(1:2).XPC(3:0) these multifunction ports carry information to the system interface or from the system to the OctalFALC <sup>TM</sup> . After reset the ports are configured to be inputs. With the selection of the appropriate pin function, the corresponding input/output configuration is achieved automatically. Depending on bit SIC3.RESX latching/transmission of data is done with the rising or falling edge of SCLKX. If not connected, an internal pullup transistor ensures a high input level. Each input function (SYPX, XMFS, XSIG,TCLK, XDIN, XLT or XLT) may only be selected once. SYPX and XMFS must not be used in parallel. Selectable pin functions as described for port 1.
Power S	upply B7	V	S		Positive Power Supply
		V <sub>DDR1</sub>		_	For the analog receiver 1 (3.3 V)
	B5	V <sub>DDR2</sub>	S	-	<b>Positive Power Supply</b> For the analog receiver 2 (3.3 V)



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	R4	V <sub>DDR3</sub>	S	-	<b>Positive Power Supply</b> For the analog receiver 3 (3.3 V)
	R6	$V_{DDR4}$	S	-	<b>Positive Power Supply</b> For the analog receiver 4 (3.3 V)
	R11	$V_{\rm DDR5}$	S	-	<b>Positive Power Supply</b> For the analog receiver 5 (3.3 V)
	R12	$V_{\rm DDR6}$	S	-	<b>Positive Power Supply</b> For the analog receiver 6 (3.3 V)
	B13	$V_{\rm DDR7}$	S	-	<b>Positive Power Supply</b> For the analog receiver 7 (3.3 V)
	B11	$V_{\rm DDR8}$	S	-	<b>Positive Power Supply</b> For the analog receiver 8 (3.3 V)
	C8	$V_{\rm DDX1}$	S	-	Positive Power Supply
	D8				For the analog transmitter 1
	C5	$V_{DDX2}$	S	-	Positive Power Supply
	D5				For the analog transmitter 2
	N5	V <sub>DDX3</sub>	S	_	Positive Power Supply
	P5				For the analog transmitter 3
	N8	$V_{DDX4}$	S	-	Positive Power Supply For the analog transmitter 4
	P8				
	N9	$V_{DDX5}$	S	_	Positive Power Supply
	P9				For the analog transmitter 5
	N12	$V_{DDX6}$	S	_	Positive Power Supply
	P12				For the analog transmitter 6
	C12	$V_{DDX7}$	S	-	Positive Power Supply
	D12				For the analog transmitter 7
	C9	$V_{DDX8}$	S	_	Positive Power Supply
	D9				For the analog transmitter 8
	G4	$V_{DDC}$	S	_	Positive Power Supply
	G11				For the digital core (1.8 V)
	H4				
	J4				
	L8				
	L9				
	L10				
	H6	V <sub>DDPLL</sub>	S	-	Positive Power Supply For the analog PLL



Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	G5	$V_{DDP}$	S	-	Positive Power Supply
	H5	-			For the digital pads (3.3 V)
	J5				For correct operation, all $V_{DD}$ pins have to be connected to positive power supply.
	K5				
	J11				
	K11	1			



## **Pin Descriptions**

Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
	A5	V <sub>SS</sub>	S	-	Power Ground
	A9				Common for all sub circuits (0 V)
	A12				For correct operation, all V <sub>SS</sub> pins have to be connected to ground.
	B2				
	B9				
	B12				
	B14				
	B15				
	C10				
	C11				
	G6				
	G7				
	G8				
	G9				
	G10				
	H7				
	H8				
	H9				
	H10				
	J7				
	J8				
	<b>J</b> 9				
	J10				
	K6				
	K7				
	K8				
	K9				
	K10				
	P7				
	R2				
	R3				
	R8				
	R13				
	R14				
	R15				
	T5				
	T8				
	T12				

# Table 1I/O Signals (cont'd)



#### **Pin Descriptions**

Pin No.	Ball No.	Name	Pin Type	Buffer Type	Function
Bounda	ry Scan	Joint Test A	Access Group	(JTAG)	
	P6	TRS	1	PD	Test ResetFor Boundary Scan (active low). If not connected, aninternal pullup transistor ensures high input level.If the JTAG boundary scan is not used, this pin must beconnected to RES or $V_{SS}$ .
	M9	TDI		PU	<b>Test Data Input</b> For Boundary Scan. If not connected an internal pullup transistor ensures high input level.
	M8	TMS			<b>Test Mode Select</b> For Boundary Scan. If not connected an internal pullup transistor ensures high input level.
	R9	TCK			<b>Test Clock</b> For Boundary Scan. If not connected an internal pullup transistor ensures high input level.
	R10	TDO	0	-	Test Data Output For Boundary Scan

## Table 1I/O Signals (cont'd)

Note:  $oD = open drain output PU = input or input/output comprising an internal pullup device To override the internal pullup by an external pulldown, a resistor value of 22 k<math>\Omega$  is recommended. The pullup devices are activated during reset, this means their state is undefined until the reset signal has been applied. Unused pins containing pullups can be left open.



# 2.3 Pin Strapping

Some pins are used for selection of functional modes of the OctalFALC<sup>™</sup>:

	view about the Pin Strapping	
PIN	Pin Strapping is used	Pin Strapping Function
COMP	Always	Defines the compatibility mode, see Chapter 3.1.1.
IM(1:0)	Always	Defines the used micro controller interface, see Chapter 3.4
A(10)	Only in asynchronous micro controller interface mode	Second chip select signal in compatibility mode, see <b>Chapter 3.1.1</b> .
A(5:0)	Only in SCI interface mode	Defines the six LSBs of the SCI source address, see Chapter 3.4.2.1
D(15:5)	Only in SCI or SPI interface mode	Programs the parameters N and M of the PLL in the master clocking unit instead of registers GCM5 and GCM6, see <b>Chapter 3.4.6</b> and <b>GCM6_E</b> . - D(15:11) values programs PLL dividing factor M - D(10:5) values programs PLL dividing factor N Programming by pin strapping is equivalent to programming by register bits GCM5.PLL_M(4:0) and GCM6.PLL_N(5:0) which is used in asynchronous micro controller modes.



# 3.1 Compatibility

To ensure an easy transition from QuadFALC<sup>®</sup> to OctalFALC<sup>™</sup> designs, software written for the QuadFALC<sup>®</sup> can be used for the OctalFALC<sup>™</sup> without changes. Board space is saved by using a PG-LBGA-256 package.

# 3.1.1 Software Compatibility

The OctalFALC<sup>™</sup> device contains analog and digital function blocks that are configured and controlled by an external microprocessor or micro controller, using either the asynchronous interface, SPI bus or SCI bus.

The OctalFALC<sup>™</sup> can be used in two basic modes. The "QuadFALC® Compatibility Mode" allows to use the device like two separate QuadFALC®s ("pseudo QuadFALC®"s) whereas the "OctalFALC<sup>™</sup> Generic Mode" handles the device as a single entity. The "Compatibility Mode" option ensures an easy transition of designs from QuadFALC® to OctalFALC<sup>™</sup>, software written for the QuadFALC® can be used for the OctalFALC<sup>™</sup> without changes. As for the QuadFALC® the register addresses are 10 bits wide.

In the "OctalFALC<sup>TM</sup> Generic Mode" the register addresses are 11 bit wide.

The compatibility mode is choosen by a high level on pin COMP. An overview is given in Table 3.

Additional features are available also in compatibility mode, but are disabled by default and must be activated by software.

If compatibility mode is selected, the version status register VSTR shows the same value as in QuadFALC® V2.1 while the JTAG boundary scan ID is always the OctalFALC<sup>™</sup> number and not affected by the mode selection. In compatibility mode the behavior of the clocking system is the same as in the QuadFALC®. The multi function pin RPC has the function RCLK after reset (Register bits PC1.RPC(3:0)).

In compatibility mode, and if asynchronous micro controller mode is selected, the pin A(10) - active high - is used as a second chip select signal (CS2) - active low - for the second pseudo QuadFALC®, see Figure 5 and Table 3. The first pseudo QuadFALC® is selected by CS1. Simultaneous activation of both chip selects is not allowed.

The SPI bus or SCI bus can be used also in compatibility mode.

In compatibility mode, every global register exists one times in both of the pseudo QuadFALC®s : CIS, GPC(1:6), IPC, VSTR, GIS, GCM(1:8), GIMR, GIS2, GLC1, INBLDTR, DSTR and PRBSTS(1:4), see also **Table 63**.

In compatibility mode, the registers regarding the central clock PLL, GCM(1:8), exist for each of the pseudo QuadFALC®'s, but the registers of the pseudo QuadFALC® 2 are "dummies": Writing and reading is possible but their values are not taken for any configuration of the PLL. The PLL is NOT reset by writing the GCM5 and GCM6 registers accociated with pseudo QuadFALC® 2. Only the registers GCM(1:8) of the pseudo QuadFALC® 1 are taken for configuration of the PLL and changing contencies of registers GCM5 or GCM6 causes a reset of the PLL as in QuadFALC®, see also Chapter 3.4.6.1.

In compatibility mode the status registers regarding the central clock PLL, GIS2 and GIMR, exists one times in both of the pseudo QuadFALC®s: The status of the main PLL is "doubled" and can be masked individually in every of the both pseudo QuadFALC®s.

In generic mode only a single instance of the registers GIMR, GIS2 and GCM(1:8) exists in the whole device.

In compatibility mode, the version status register VSTR shows the same value as in QuadFALC® V2.1 while the JTAG boundary scan ID is always the OctalFALC<sup>™</sup> number and not affected by the compatibility mode selection.






Figure 5 Basic Operation Modes

#### Table 3 Overview Interface- and Basic Operation- Modes

Interface Mode	IM(1:0)	СОМР	CS	A(10)	A(9:0)	Basic Operation Modes
Intel or Motorola	ΌΧ΄	1	CS1 for pseudo QuadFALC® 1	CS2 for pseudo QuadFALC® 2	10 bit parallel address	"Compatibility Mode"
		0	CS	11 bit parallel	address	"Generic
SPI	´10´	Not valid	CS		al addresses are	Mode"
SCI	´11´			always 11 bit v	vide	

# 3.1.2 Hardware Compatibility

The OctalFALC<sup>™</sup> always requires two supply voltages, 1.8 V and 3.3 V. The 3.3 V-only mode usable with QuadFALC<sup>®</sup> (V1.3 and V2.1) is not supported. (So no internal voltage regulator exists in the OctalFALC<sup>™</sup>).

To accommodate the PG-LBGA-256 package the number of multifunction ports is reduced to three in the receive and two in the transmit direction per channel. Furthermore RCLK signals are provided on multifunction ports instead of separate pins.

# 3.2 Functional Overview

The OctalFALC<sup>™</sup> device contains analog and digital function blocks that are configured and controlled by an external microprocessor or micro controller either over an asynchronous interface or over the SPI bus or over the SPI bus.

The main interfaces are





- Receive and transmit line interface
- PCM system highway interface/H.100 bus
- Asynchronous Microprocessor interface with two modes: Intel or Motorola
- SPI Bus interface
- SCI Bus interface
- Boundary scan interface

As well as several control lines for reset, mode and clocking purpose.

The main internal functional blocks are

- Analog line receiver with equalizer network and clock/data recovery
- Analog line driver with programmable pulse shaper and line build out
- Master clock generation module
- Elastic buffers for receive and transmit direction, controlled by the appropriate jitter attenuators
- Receive Framer, receive line decoding, alarm detection, PRBS and performance monitoring
- Transmit framer, transmit line encoding, alarm and PRBS generation
- Receive jitter attenuator
- Transmit jitter attenuator
- Three HDLC controllers (one of them including SS7 and BOM support) and CAS signaling controller per port
- Available test loops: Local loop, remote loop, payload loop and single time slot
- Register access interface
- Boundary scan control



# 3.3 Block Diagram

Figure 6 shows the block diagram of the OctalFALC<sup>™</sup>.




Figure 6 Block Diagram

# 3.4 Functional Blocks

The four possible micro controller interface modes - two asynchronous modes (Intel, Motorola) and two serial interface modes (SPI bus or SCI bus) - are selected by using the interface mode selection pins IM(1:0). This selection is valid immediately after reset becomes inactive.

After changing of the interface mode by IM(1:0), a hardware reset must be applied.

# 3.4.1 Asynchronous Micro Controller Interface (Intel or Motorola mode)

The asychronous micro controller interface is selected if IM(1:0) is strapped to '00B' (Intel mode) or '01B' (Motorola mode).

Compared to the QuadFALC®, an additional handshake signal (data acknowledge DTACK for Motorola- and READY for Intel-mode) is provided indicating a successful read or write cycle. By using DTACK or READY respectively no counter is necessary in the micro controller to finish the access, see also timing diagrams Figure 101 ff.

The generation of READY is asynchronous:

In Intel mode read access READY will be set to low by the OctalFALC<sup>™</sup> after the data output is stable at the OctalFALC<sup>™</sup>. After the rising edge of RD (which is driven by the micro controller), READY is low for a "hold time", before it will be set to high by the OctalFALC<sup>™</sup>.

In the Intel mode write access READY will be set to low by the OctalFALC<sup>TM</sup> after the falling edge of WR (which is driven by the micro controller). After WR is high and data are written successfully into the registers of the OctalFALC<sup>TM</sup>, READY will be set to high by the OctalFALC<sup>TM</sup>.

The general timing diagrams are shown in Figure 101 to Figure 106.



The communication between the external micro controller and the  $OctalFALC^{TM}$  is done using a set of directly accessible registers. The interface can be configured as Intel or Motorola type with a selectable data bus width of 8 or 16 bits.

The external micro controller transfers data to and from the OctalFALC<sup>TM</sup>, sets the operating modes, controls function sequences, and gets status information by writing or reading control and status registers. All accesses can be done as byte or word accesses if enabled. If 16-bit bus width is selected, access to lower/upper part of the data bus is determined by address line A0 and signal BHE /  $\overline{BLE}$  as shown in Table 4 and Table 5.

**Table 6** shows how the ALE (**A**ddress Latch Enable) line is used to control the bus structure and interface type. The switching of ALE allows the OctalFALC<sup>TM</sup> to be directly connected to a multiplexed address/data bus.

# 3.4.1.1 Mixed Byte/Word Access to the FIFOs

Reading from or writing to the internal FIFOs (RFIFO and XFIFO, for example **RFIFO1L\_E** and **XFIFO1L\_E** for HDLC channel 1) can be done using a 8-bit (byte) or 16-bit (word) access depending on the selected bus interface mode. Randomly mixed byte/word access to the FIFOs is allowed without any restrictions.

BHE	<b>A</b> 0	Register Access	OctalFALC <sup>™</sup> Data Pins Used		
0	0	FIFO word access Register word access (even addresses)	D(15:0)		
0	1	Register byte access (odd addresses)	D(15:8)		
1	0	Register byte access (even addresses)	D(7:0)		
1	1	No transfer performed	None		

#### Table 4 Data Bus Access (16-Bit Intel Mode)

#### Table 5 Data Bus Access (16-Bit Motorola Mode)

BLE	A0	Register Access	OctalFALC <sup>™</sup> Data Pins Used
0	0	FIFO word access Register word access (even addresses)	D(15:0)
0	1	Register byte access (odd addresses)	D(7:0)
1	0	Register byte access (even addresses)	D(15:8)
1	1	No transfer performed	None

Table 6	Selectable as	ynchronous Bu	is and Micro	processor In	terface Configuration
---------	---------------	---------------	--------------	--------------	-----------------------

ALE	IM(1:0)	Asynchronous Microprocessor Interface Mode	Bus Structure
Constant	01	Motorola	de-multiplexed
level	00	Intel	de-multiplexed
Switching	00	Intel	Multiplexed

The assignment of registers with even/odd addresses to the data lines in case of 16-bit register access depends on the selected asynchronous microprocessor interface mode:

Intel	(Address n + 1)		(Address n)	
Motorola	(Address n)		(Address n + 1)	
	↑		$\uparrow$	
	$\downarrow$		$\downarrow$	
Data lines	D15	D8	D7	D0



n: even address

# 3.4.2 Serial Micro Controller Interfaces

Two serial interfaces are included to enable device programming and controlling:

- Slave Serial Control Interface (SCI)
- Slave Serial Peripheral Interface (SPI)

In compatibility mode both of these new interfaces are also supported.

By using the SCI Interface, the OctalFALC<sup>™</sup> can be easily connected to Infineon interworking devices plus Infineon SHDSL- and ADSL-PHYs so that implementation of different line transmission technologies on the same line card easily is possible. The SCI interface is a three-wire bus and optionally replaces the parallel processor interface to reduce wiring overhead on the PCB, especially if multiple devices are used on a single board. Data on the bus is HDLC encapsulated and uses a message-based communication protocol.

If SCI interface with multipoint to multipoint configuration is used, address pins A(5:0) are used for SCI source (slave) address pin strapping, see Table 2.

Note that after a reset writing into or reading from OctalFALC<sup>TM</sup> registers using the SCI- or SPI-Interface is not possible until the PLL is locked: If the SCI-Interface is used no acknowledge message will be sent by the OctalFALC<sup>TM</sup>. If the SPI-Interface is used pin SDO has high impedance (SDO is pulled up by external resistor). To trace if the SPI interface is accessible, the micro controller should poll for example the register DSTR so long as it read no longer the value  $F_{H}$ .

# 3.4.2.1 SCI Interface

The Serial Control Interface (SCI) is selected if IM(1:0) is strapped to '11H'.

The OctalFALC<sup>™</sup> SCI interface is always a slave.

Figure 107 shows the timing diagram of the SCI interface, Table 145 gives the appropriate values of the timing parameters.

The data transfer on the SCI interface is HDLC encapsulated (bit oriented HDLC according to ISO 3309-1984).

**Figure 7** shows an application using the SCI interfaces of multiple OctalFALC<sup>TM</sup>s where point to point full duplex connections are realized between each OctalFALC<sup>TM</sup> and the micro controller. Here the data out pins of the SCI interfaces (SCI\_TXD) of the OctalFALC<sup>TM</sup>s must be configured as push-pull (PP), see configuration register bit PP in Table 9.

**Figure 8** shows an application with Multipoint to multipoint connections between the OctalFALC<sup>TM</sup>s and the micro controller (half duplex). Here the data out pin of the SCI interfaces (SCI\_TXD) of all OctalFALC<sup>TM</sup>s must be configured as an open Drain (oD), see configuration register bit PP in **Table 9**. The data out and data in pins (SCI\_RXD, SCI\_TXD) of each OctalFALC<sup>TM</sup> are connected together to form a common data line. Together with a common pull up resistor for the data line, all open Drain data out pins form a wired And.

The Infineon proprietary Daisy-Chain approach is not supported

The group address of the SCI interface is  $^{\prime}00_{H}^{\prime}$  after reset. Recommendation for configuring is  $^{\prime}C4_{H}^{\prime}$  to be different to the group addresses of all other Infineon devices.

In the case of multipoint to multipoint applications the 6 MSBs of the SCI source address will be defined by pinstrapping the address pins A5 to A0. The two LSBs of the SCI source address are constant '10B', see Table 9. The SCI source address can be overwritten by a write command into the SCI configuration register. For applications with point to point connections on the SCI interface, the source address is not valid.

Because 14 bits are used for the register addresses in the SCI interface macro, the two MSBs of the 16 bit wide register addresses are set fixed to zero.







Figure 7 SCI Interface Application with Point To Point Connections



## Figure 8 SCI Interface Application with Multipoint To Multipoint Connection

The following configurations of the SCI interface of the OctalFALC<sup>TM</sup> can be set by the micro controller by a write command to the SCI configuration register (control bits '10B', see **Table 9**, SCI register address is '0000H', see **Table 4** and **Figure 10**):

- Half duplex/full duplex (reset value: Half duplex), bit DUP.
- openDrain/push-pull (configuration of output pin to openDrain/push-pull is in general independent of the duplex mode and must be set appropriately depending on the application.) (reset value: open Drain), bit PP.
- CRC for transmit and receive on/off (reset value: off), bit CRC\_EN.
- Automatic acknowledgement of CMD messages on/off (reset value: off), bit ACK\_EN.
- Clock edge rising/falling (reset value: falling), bit CLK\_POL.
- Clockgating (reset value: off), bit CLK\_GAT.

The following SCI configurations are fixed and cannot be set by the micro controller:

- Interrupt feature is disabled, bit INT\_EN = '0B'.
- Arbitration always made with LAPD (only SCI applications like in Figure 7 and Figure 8 are possible), bit ARB = '0B'.

The maximum possible SCI clock frequency is 6 MHz for point to point applications (full duplex) and about 2 MHz for multipoint to multipoint applications, dependent on the electrical capacity of the bus lines of the PCB.

**Figure 9** shows the message structure of the OctalFALC<sup>™</sup>. Because the SCI interface uses HDLC frames for communication, HDLC flags mark beginning and end of all messages.






Figure 9 SCI Message Structure of OctalFALC<sup>™</sup>

Every write into or read from a register of the OctalFALC<sup>TM</sup> is initiated by a command message CMD from the Host (microcontroller). Write commands are only confirmed by an acknowledge message ACK from the OctalFALC<sup>TM</sup> if the automatic acknowledgement is set (bit ACK\_EN, see **Table 9**). Read commands are always confirmed, independent on the bit ACK\_EN.

The frame structure of this messages are shown in Figure 10.

In general the LSB of every byte is transmitted first and lower bytes are transmitted before higher bytes (regarding the register address)

Source and destination addresses are 8 bits long. Only the first 6 bits are really used for addressing. The bit C/R (Command/Response) distinguishes between a command and a response. The bit MS (Master/Slave) is '0B' for all Slaves and '1B' for all masters, see Table 9 and Figure 10

The source address is defined by pinstrapping of A5 to A0 after reset, but other values can be configured by programming the SCI configuration register.

The payload of the write CMD includes two control bits (MSBs of the payload), which distinguish between the different types of commands, see **Table 8**, the 14 bit wide register address and the 8 bit wide data whereas the read CMD payload includes only the control bits and the register address. Register addresses can be either OctalFALC<sup>TM</sup> register addresses or SCI configuration register addresses. Because of the address space of the OctalFALC<sup>TM</sup>, only 11 LSBs of the 14 bit address are used in the OctalFALC<sup>TM</sup>. The 3 MSBs are ignored

The payload of the read ACK includes the content of the register (one byte) in addition to the payload of the write ACK.

The Frame Check Sequence FCS has 16 bits and is build (or checked) over the address and payload according to ISO 3309-1984.

The Read Status Byte RSTA of the acknowledge message shows the status of the received message and is built by the SCI interface of the OctalFALC<sup>™</sup>, see Figure 12 and Table 7.

The destination address in the ACK message is always the source address of the corresponding CMD (the address of the micro controller), see Figure 11, because no CMD messages will be sent by the OctalFALC<sup>™</sup> SCI interface






Figure 10 Frame Structure of OctalFALC<sup>™</sup> SCI Messages





Figure 11 Principle of Building Addresses and RSTA bytes in the SCI ACK Message of the OctalFALC<sup>™</sup>





#### Figure 12 Read Status Byte (RSTA) byte of the SCI Acknowledge (ACK)

Table	7	Read Status Byte (RSTA) Byte of the SCI Acknowledge (ACK)

Field	Bit	Description
VFR	7	Valid Frame. Indicates whether a valid frame has received. ´0´: Received frame is invalid. ´1´: Received frame is valid.
RDO	6	Reserved
CRC	5	CRC compare check. Indicates whether a CRC check is failed or not. '0': CRC error check failed on the received frame. '1': Received frame is free of CRC errors.
RAB	4	Received message aborted. CMD message abortion is declared. The receive message was aborted by the HOST. A sequence of 7 consecutive '1' was detected before closing the flag. Note that ACK message and therefore RAB will not be send before destination address was received. '0': Data reception is in progress. '0': Data reception has been aborted.
SA1	3	Reserved
SA0	2	Reserved
C/R	1	Reserved
TA	0	Reserved

## Table 8 Definition of Control Bits in Commands (CMD)

Control Bits (MSB LSB)	Command type
01	read OctalFALC <sup>™</sup> registers
00	write OctalFALC <sup>™</sup> register1
10	write SCI configuration register
11	read SCI configuration register

## Table 9 SCI Configuration Register Content

Address	bit 7 (MSB)	bit6	bit 5	bit 1	bit 0			
´0000 <sub>H</sub> ´	PP	CLK_POL	CLK_GAT	ARB	DUP			
′0001 <sub>H</sub> ′	1	Destination Address						0 (=MS)
´0002 <sub>H</sub> ´	0	Group Address						0 (=MS)

# 3.4.2.2 SPI Interface

The Serial Peripheral Interface (SPI) is selected if IM(1:0) is strapped to  $(10_{H})^{\prime}$ . The SPI interface of the OctalFALC<sup>TM</sup> is always a slave.




**Figure 13** and **Figure 14** show the read and the write operation respectively. The start of a read or write operation is indicated by the falling edge of the chip select signal CS whereas the end of the operation is indicated by the rising edge of CS. Because of CS the SPI interface has no slave address.

The first bit of the serial data in (SDI) is 1' for a read operation and 0' for a write operation. The first four bits of the 15 bit address are not valid for the OctalFALC<sup>TM</sup>.

In read operation the OctalFALC<sup>TM</sup> delivers the 8 bit wide content of the addressed register at the serial data out (SDO).

In general SPI data are driven with the negative edge of the serial clock (SCLK) and sampled with the positive edge of SCLK. Figure 108 shows the timing of the SPI interface and Table 146 the appropriate timing parameter values.








Figure 14 SPI Write Operation

# 3.4.3 FIFO Structure

For each of the three HDLC/BOM signaling controllers per port, there is one FIFO for transmit and one FIFO for receive. The FIFOs provide intermediate storage of data between the system internal highway (internal datastream) and the micro controller interface. The FIFO depth of all three transmit FIFOs can be configured by CCR2.TFTS up to 128 bytes. The FIFO depth of the receive FIFOs can be configured individually by CCR1.RFT(1:0) (CCR1\_E, CCR1\_T) and MODE.RFT2 (MODE\_E, MODE\_T) for the HDLC channel 1, CCR3.RFT(2:0)2 for the HDLC channel 2 and CCR3.RFT(2:0)3 for the HDLC channel 3 up to 128 bytes, see Table 10. The FIFOs are divided into two halves. Only one half is accessible to the external micro controller at any time.

The total length of the received frame can be directly read in registers RBCL and RBCH after a RME interrupt.

If an HDLC frame was completely received, the content of the register RSIS (for HDLC channel1, RSIS2 and RSIS3 for HDLC channel 2 and 3) will be written as last byte into the receive FIFO.



Depth (#bytes)	CCR1.RFT(1:0)	MODE:RFT2	Bit Positions in RBCL. Reset by a CMDR.RMC Command
32	00	0	RBC(4:0)
6	01	0	RBC(3:0)
4	10	0	RBC(1:0)
2	11	0	RBC0
64	хх	1	RBC(5:0)

#### Table 10 Receive FIFO User Depth (HDLC channel 1) and Bit Positions in Register RBCL

If the asynchronous micro controller interface mode using 16-bit data bus width is selected by IM(1) = '0' and DBW = '1', then word access to the FIFOs is enabled. The data output to the bus lines D(15:0) will be a function of the selected interface mode which is shown in Figure 15 and Figure 16. Note, byte access is also allowed in asynchronous micro controller interface mode. If either the SCI or SPI are selected then only byte access is possible.




Figure 15 FIFO Word Access in Intel Mode (shown for 128 byte depth)






Figure 16 FIFO Word Access in Motorola Mode (shown for 64 byte depth)

## 3.4.4 Interrupt Interface

Special events in the OctalFALC<sup>TM</sup> are indicated by means of an interrupt output INT, which requests the external micro controller to read status information from the OctalFALC<sup>TM</sup>, or to transfer data from/to the OctalFALC<sup>TM</sup>. The electrical characteristics (open drain or push-pull) is programmed defined by the register bits IPC.IC(1:0), see IPC\_E or IPC\_T.

In the OctalFALC<sup>TM</sup> compatibility mode both pseudo QuadFALC®s have single interrupt outputs (INT1 and INT2 respectively) with programmable characteristics (open drain or push-pull, defined by registers IPC).

Since only one INT request output is provided for the OctalFALC<sup>™</sup> (or for each of the two pseudo QuadFALC®s), the cause of an interrupt must be determined by the external micro controller by reading the OctalFALC<sup>™</sup>'s interrupt status registers (GIS, ISR(7:0)). The interrupt on pin INT (or INT1, INT2 respectively) and the interrupt status bits are reset by reading the interrupt status registers. The registers ISR(7:0) are of type "clear on read" ("rsc").

The structure of the interrupt status registers is shown in **Figure 17** for the compatibility mode and in **Figure 18** for the generic mode.






Figure 17 Interrupt Status Registers in Compatibility Mode (COMP = 1) for one pseudo QuadFALC®

Each interrupt indication bit of the registers ISR(7:0) can be selectively masked by setting the corresponding bit in the corresponding mask registers IMR(7:0). If the interrupt status bits are masked they neither generate an interrupt at INT nor are they visible in ISR(7:0).

GIS, the non-maskable "Global" Interrupt Status Register per channel, serves as pointer to pending interrupts sourced by registers ISR(7:0).

The non-maskable Channel Interrupt Status Register CIS serves as channel pointer to pending interrupts sourced by registers GIS.

After the OctalFALC<sup>TM</sup> has requested an interrupt by activating its INT pin, the external micro controller should first read the register CIS to identify the requesting interrupt source channel. Then it should read the Global Interrupt Status register GIS to identify the requesting interrupt source register ISR(7:0) of that channel.

After reading the assigned interrupt status registers ISR(7:0), the pointer bit in register GIS is cleared or updated if another interrupt requires service. After all bits ISR(7:0) of a register GIS are cleared, the assigned bit in register CIS is cleared. After all bits in register CIS are cleared the INT pin will be deactivated.






Figure 18 Interrupt Status Registers for COMP = '0'

If **all** pending interrupts are acknowledged by reading (GIS is reset), pin INT goes inactive.

Updating of interrupt status registers ISR(7:0) and GIS is only prohibited during read access.

## Masked Interrupts Visible in Status Registers

- The "Global" Interrupt Status register (GIS) indicates those interrupt status registers with active interrupt indications (bits GIS.ISR(7:0)).
- An additional interrupt mode can be selected per port via bit GCR.VIS (GCR\_E, GCR\_T), see Table 11. In this
  mode, masked interrupt status bits neither generate an interrupt on pin INT nor are they visible in GIS, but are
  displayed in the corresponding interrupt status register(s) ISR(7:0). In compatibility mode both of the
  pseudo QuadFALC®'s have its own bit GCR.VIS.

#### PLL Interrupt Status Register

- In compatibility mode, the PLL status is indicated by bit 7 of the register CIS as bit PLLLS in both of the pseudo QuadFALC®s. (So both INT1 and INT2 will be set if PLLS is set. The status of the one PLL is duplicated in each of the pseudo QuadFALC®s.)
- In generic mode the bit 7 of the register CIS indicates a pending interrupt on channel 8 so that the PLL status PLLLS is not visible here but in register GIS2.



- The Global Interrupt Status register GIS2 indicates the lock status of the (global) PLL. Masking can be done by the register GIMR. In compatibility mode both of the pseudo QuadFALC®'s have their own registers GIS2 and GIMR.
- An additional interrupt mode can be selected per port via bit IPC.VISPLL (IPC\_E) where the masked interrupt status bit GIS2.PLLLS does not generate an interrupt on pin INT, but is displayed in the corresponding interrupt status register bit GIS2.PLLLC, see Table 11. In compatibility mode each of the pseudo QuadFALC®'s have its own bit IPC.VISPLL.

The additional interrupt mode is useful when some interrupt status bits are to be polled in the individual interrupt status registers.

# Table 11 Interrupt Modes

GCR.VIS; IPC.VISPLL	Appropriate Mask bit	Interrupt active	Visibility in ISR(7:0) ; GIS2
0	0	Yes	Yes
0	1	No	No
1	0	Yes	Yes
1	1	No	Yes

## Notes:


- 1. In the visible mode, all active interrupt status bits, whether the corresponding actual interrupt is masked or not, are reset when the interrupt status register is read. Thus, when polling of some interrupt status bits is desired, care must be taken that unmasked interrupts are not lost in the process.
- 2. The behaviour of all unmasked interrupts does not change in visible mode.

Please note that whenever polling is used, all interrupt status registers concerned have to be polled individually (no "hierarchical" polling possible), since GIS only contains information on actually generated, i.e. unmasked interrupts.

# 3.4.5 Boundary Scan Interface

In the OctalFALC<sup>TM</sup> a Test Access Port (TAP) controller is implemented. The essential part of the TAP is a finite state machine (16 states) controlling the different operational modes of the boundary scan. Both, TAP controller and boundary scan, meet the requirements given by the JTAG standard IEEE 1149.1-2001. Figure 19 gives an overview, Figure 99 shows the timing diagram and Table 141 gives the appropriate values of the timing parameters.





#### Figure 19 Block Diagram of Test Access Port and Boundary Scan

After switching on the device (power-on), a reset signal has to be applied to  $\overline{TRS}$ , which forces the TAP controller into test logic reset state.

For normal operation without boundary scan access, the boundary reset pin TRS can be tied to the device reset pin RES.

If no boundary scan operation is used,  $\overline{TRS}$  has to be connected to  $\overline{RST}$  or  $V_{SS}$ . TMS, TCK and TDI do not need to be connected since pullup transistors ensure high input levels in this case.

Test handling (boundary scan operation) is performed using the pins TCK (Test Clock), TMS (Test Mode Select), TDI (Test Data Input) and TDO (Test Data Output) when the TAP controller is not in its reset state, that means TRS is connected to  $V_{DD}$  or it remains unconnected due to its internal pull up. Test data at TDI is loaded with a clock signal connected to TCK. "1" or "0" on TMS causes a transition from one controller state to another; constant "1" on TMS leads to normal operation of the chip.

An input pin (I) uses one boundary scan cell (data in), an output pin (O) uses two cells (data out and enable) and an I/O-pin (I/O) uses three cells (data in, data out and enable). Note that most functional output and input pins of the OctalFALC<sup>TM</sup> are tested as I/O pins in boundary scan, hence using three cells.

The boundary scan length is 247.

The desired test mode is selected by serially loading a 8-bit instruction code into the instruction register through TDI (LSB first), see **Table 12**. The test modes are:

## EXTEST

Extest is used to examine the interconnection of the devices on the board. In this test mode at first all input pins capture the current level on the corresponding external interconnection line, whereas all output pins are held at constant values ("0" or "1"). Then the contents of the boundary scan is shifted to TDO. At the same time the next scan vector is loaded from TDI. Subsequently all output pins are updated according to the new boundary scan contents and all input pins again capture the current external level afterwards, and so on.



## SAMPLE

Is a test mode which provides a snapshot of pin levels during normal operation.

## IDCODE

A 32-bit identification register is serially read out on pin TDO. It contains the version number (4 bits), the device code (16 bits) and the manufacturer code (11 bits). The LSB is fixed to "1".

The ID code field is set to (MSB to LSB): '0001 0000 0000 1101 1110 0000 1000  $0011_B$ '.

Version number (first 4 bits) =  $(0001_{B})$ 

Part Number (next 16 bits) =  $(000000011011110_{B})$ 

Manufacturer ID (next 11 bits) =  $00001000001_{B}$ 

LSB fixed to '1'.

## BYPASS

A bit entering TDI is shifted to TDO after one TCK clock cycle.

An alphabetical overview of all TAP controller operation codes is given in Table 12.

TAP Instruction	Instruction Code
BYPASS	1111111
EXTEST	0000000
IDCODE	00000100
SAMPLE	0000001
Reserved for device test	01010011

#### Table 12 TAP Controller Instruction Codes

# 3.4.6 Master Clocking Unit

The OctalFALC<sup>™</sup> provides a flexible clocking unit, which references to any clock in the range of 1.02 to 20 MHz supplied on pin MCLK, see Figure 20.

The clocking unit has two different modes:

- In the "flexible master clocking mode" (GCM2.VFREQ\_EN = ´1´, GCM2\_E) the clocking unit has to be tuned to the selected reference frequency by setting the global clock mode registers GCM(8:1) accordingly, see formulas in GCM6\_E or GCM6\_T respectively. All eight ports can work in E1 or T1 mode individually. After reset the clocking unit is in "flexible master clocking mode".
- In the "clocking fixed mode" (GCM2.VFREQ\_EN = '0') the tuning of the clocking unit is done internally so that no setting of the global clock mode registers GCM(8:1) is necessary. All eight ports must work together either in E1 or in T1 mode.

For the calculation for the appropriate register settings see **Chapter 13.3**. Calculation can be performed by using the flexible Master Clock Calculator which is part of the software support of the OctalFALC<sup>™</sup>.

All required clocks for E1 or T1/J1 operation are generated by the device internally. The global setting depends only on the selected master clock frequency and is the same for E1 and T1/J1 because both clock rates are provided simultaneously.

To meet the E1 requirements the MCLK reference clock must have an accuracy of better than  $\pm$  32 ppm. The synthesized clock can be controlled on pins RCLK, SCLKR and XCLK.






Figure 20 Flexible Master Clock Unit

# 3.4.6.1 PLL (Reset and Configuring)

If the (asynchronous) microcontroller interface mode is selected by IM(1:0) the PLL must be configured either

- By programming of the registers GCM5 and GCM6 in "flexible master clocking mode". Every change of the contents of these registers the divider factors N and M of the PLL causes a reset of the PLL. Switching between E1 and T1 modes in arbitrary channels causes a reset of the clock unit but not of the PLL itself.
- Or by enabling of the "fixed mode": GCM2.VFREQ\_EN = '0' (GCM2\_E). Programming of registers GCM5 and GCM6 is not necessary. Any programming of GCM5 and GCM6 does NOT cause a reset of the PLL. Switching between E1 and T1 modes (for all channels) causes a reset of the clock unit but not of the PLL itself.

The SPI and SCI are synchronous interfaces and therefore need defined clocks immediately after reset, before any device configuration is done. To enable access to serial interfaces, the clock MCLK must be active and must have a defined frequency before reset becomes inactive. Depending on the supplied MCLK frequency the internal PLL must be configured if the SCI- or SPI-Interface mode is selected by IM(1:0). This can be performed either

- By strapping of the pins D(15:5) if "flexible master clocking mode" is enabled (GCM2.VFREQ\_EN = ´1´), see also **Table 2**. Because the "flexible master clocking mode" is enabled after reset, pinstrapping at D(15:5) is always necessary! Every status change of the signals at these pins causes a reset of the PLL. Configuring by the registers GCM5 and GCM6 has no effect and does not cause a reset of the main PLL
- Or by usage of the "clocking fixed mode" (GCM2.VFREQ\_EN = ´0´). This is only allowed if the values of N and M defined by pinstrapping are identical to that values which are internally used for the "clocking fixed mode". This avoids changing of N and M by switching into the "clocking fixed mode" and therefore a new reset of the PLL. (A reset of the PLL can cause a reset of the hole transceiver! Clock and data processing will be interrupted.) The used values of N and M in "clocking fixed mode" are: N = ´33<sub>10</sub>´, M = ´0<sub>10</sub>´. This requires the pinstrapping configuration to be: D(10:5) = `HLLLLH´, D(15:11) = `LLLLL´. In "clocking fixed mode" further programming of the registers GCM1 to GCM8 is no longer necessary. The pinstrapping configuration at the pins D(15:5) do not have any effect. Changing of these values does NOT cause a reset of the PLL. Switching between E1 and T1 modes causes a reset of the clock unit but not of the main PLL itself.

The configuration of the PLL by pinstrapping (see **Table 2**) in case of serial interface modes is done in the same way as by using the registers GCM5 and GCM6 if asynchronous micro controller interface mode (Intel or Motorola) is selected. Calculation of the values to be configured by pinstrapping can be done also by using the formulas described for the registers **GCM6\_E** or **GCM6\_T** respectively or by using the "flexible Master Clock Calculator" which is part of the software support of the OctalFALC<sup>TM</sup>, see **Chapter 13.3**. If the serial interfaces are selected, pinstrapping of D(15:5) configures the PLL directly, so changes causes a direct reset of the PLL.

The conditions to trigger a reset of the central clock PLL are listed in **Table 13**. Every reset of the PLL causes a reset of the clock system.



	Conditions for a FLL neset				
Reset Pin	GCM2.VFREQ_EN	Used controller interface	a PLL reset is made if		
Active	X (will be set to ´1´ by reset)	X	Always		
Inactive	1	Asynchron (Motorola or Intel)	If GCM5 or GCM6 are written and their values N or M change		
		SPI or SCI	If pinstrapping values change		
	0	Asynchron (Motorola or Intel)	Never		
		SPI or SCI	If pinstrapping values change		
	0 -> 1 or 1 -> 0	Asynchron (Motorola or Intel)	If actual values of N or M in GCM5 or GCM6 are different to internal settings of the "clocking fixed mode"		
		SPI or SCI	If pinstrap values are different to internal settings of the "clocking fixed mode"; That is not allowed!		

## Table 13Conditions for a PLL Reset

# 3.5 Line Coding

The OctalFALC<sup>™</sup> supports both optical and analog ternary/digital dual rail input/output network signals.

Supported for the optical interface (separate clock and data lines) are:

- In E1 mode NRZ and CMI (Code Mark Inversion or known as 1T2B)
- In T1/J1 mode NRZ.

Supported for the analog ternary or digital dual rail interface (clock is embedded in data) are

- In E1 mode Alternate Mark Inversion (AMI) and High Density Bipolar of order 3 (HDB3)
- In T1/J1 mode AMI and Bipolar with 8 Zero Substitution (B8ZS).

An overview of the line coding is given in Table 14.

The receiver and transmitter can be programmed with different line coding, although they are generally programmed the same.

Line Interface	LIM1.DRS	E1 Coding	E1 Coding		T1 Coding	FMR0.RC	FMR0.XC
		RX	ТХ	-		(1:0)	(1:0)
Optical NRZ	Х	NRZ	1	Х	NRZ	00	00
Optical CMI, single	Х	1T2B/HDB3	1T2B/HDB3	0	Unassigned	01	01
line			1T2B	1	T1		
Ternary	0	AMI		Х	AMI/B7ZCS	10	10
Dual Rail	1				clear channel		
Ternary	0	AMI/HDB3		Х	AMI/B8ZS	11	11
Dual Rail	1	1					

#### Table 14 Summary of Line Coding

In T1/J1 an alternative scheme is called bit 7 zero code substitution (B7ZCS). If a DS0 channel contains 8 zeros ( $^{00}$ H<sup>'</sup>), then the code  $^{02}$ H<sup>'</sup> is substitude into the data stream to assure the minimum "1"s density. At the receiving end it is not possible to distinguish whether the received byte is actually  $^{02}$ H<sup>'</sup> or substituded for  $^{00}$ H<sup>'</sup>. Therefore, data can be corrupted at the transmission end by virtue of this substitution technique. B7ZCS is not suitable for data transmission applications.



The function of B7ZCS in the transmit direction can be selectively defeated on a channel by channel basis by using the OctalFALC<sup>TM</sup>'s clear channel capability. Registers CCB(3:1) are used to disable B7ZCS and insertion of robbed bit signaling.

# 3.6 Receive Path

An overview about the receive path of one channel of the OctalFALC<sup>™</sup> is given in Figure 21.




Figure 21 Receive System of one channel

The recovered clock selection of Figure 21 (multiplexer "A") is shown in more detail for compatibility mode in Figure 22 and for generic mode in Figure 23.

The multiplexer "C" in Figure 21 selects the mode of the receive jitter attenuator, see chapter Chapter 3.6.5.

The multiplexer "D" in Figure 21 selects if the receive clock RCLK of a channel is sourced by the recovered route clock or by the DCO-R (see above). The appropriate register bits are CMR1.RS(1:0) (CMR1\_E) in compatibility mode or CMR4.RS(2:0) (CMR4\_E) in generic mode. These register bits also select different DCO-R output frequencies.

The sources of the receive clock output pins (RCLK(8:1)), configured by the multi function ports, can be selected out of the receive clocks of the channels:

For COMP = (0) the source of each of the eight receive clock pins (RCLK(8:1)) can be independently selected out of each of the eight receive clocks of the channels by programming the registers bits GPC(2:6).RS(2:0) (GPC2\_E), see cross connection "B" in Figure 23. For COMP = (0) the register bits GPC1.RS(1:0) are not valid for selection of the receive clock, see also Table 62.

For COMP = 1' the source of the RCLK1 pin can only be selected by the register GPC1 (GPC1\_E) of the pseudo QuadFALC®1, see multiplexer "B" in Figure 22. The sources of the pins RCLK2,3,4 are the appropriate channel receive clocks. Similarly, the RCLK5 pin source can be selected by the register GPC1 of the pseudo QuadFALC®2 and the sources of the pins RCLK6,7,8 are the appropriate channel receive clocks. After reset pin RCLK1 is sourced by the receive clock of channel 1 and pin RCLK5 is sourced by the receive clock of channel 5 and they are switched to the multi function ports RPC. The registers GPC2 to GPC6 are not valid if COMP = 1'.

Note that in channel translation (CT) mode the DCO-R is always on.






Figure 22 Recovered and Receive Clock Selection of a pseudo QuadFALC® in compatibility mode




Figure 23 Recovered and Receive Clock Selection of a OctalFALC<sup>™</sup> in Generic Mode

## 3.6.1 Receive Line Interface

For data input, three different data types are supported:

- Ternary coded signals received at pins RL1 and RL2 from 0 dB down to -43 dB for E1 if the Infineon software
  package is used (see Chapter 13.3) or downto -36 dB for T1/J1 ternary interface. The ternary interface is
  selected if LIM1.DRS is reset.
- Digital dual-rail signals received on pins RDIP and RDIN. The dual-rail interface is selected if LIM1.DRS and FMR0.RC1 is set.
- Unipolar data on pin ROID received from a fiber-optical interface. The optical interface is selected if LIM1.DRS is set and FMR0.RC1 is reset.

An overview about the line coding is given in Table 14.



# 3.6.2 Receive Equalization Network

The OctalFALC<sup>™</sup> automatically recovers the signals received on pins RL1 and RL2 in a range of up to -43 dB for E1 if the Infineon software package is used (see Chapter 13.3) or -36 dB for T1/J1. The maximum reachable length with a 22 AWG twisted pair cable is about 1500 m for E1 and about 2000m (~6560 ft.) for T1. The integrated receive equalization network recovers signals with up to -43 dB for E1 or -36 dB for T1/J1 of cable attenuation automatically. Noise filters eliminate the higher frequency part of the received signals. The incoming data is peak-detected and sliced to produce the digital data stream. The slicing level is software selectable in four steps (45%, 50%, 55%, 67%), see Table 139. For typical E1 applications, a level of 50% is used. The received data is then forwarded to the clock & data recovery unit.

For non standard applications individual coefficients for the receive equalizer can be programmed into the RAM of the OctalFALC<sup>TM</sup>.

# 3.6.3 Receive Line Attenuation Indication

Status register RES reports the current receive line attenuation

- For E1 in a range from 0 to -43 dB in 25 steps of approximately 1.7 dB each.
- For T1/J1 in a range from 0 to -36 dB in 25 steps of approximately 1.4 dB each.

The least significant 5-bits of this register indicate the cable attenuation in dB. These 5-bits are only valid in combination with the most significant two bits (RES.EV(1:0) =  $(01_b)$ ).

# 3.6.4 Receive Clock and Data Recovery

The analog received signal on pins RL1 and RL2 is equalized and then peak-detected to produce a digital signal. The digital received signal on pins RDIP and RDIN is directly forwarded to the clock & data recovery. The DPLL (digital PLL) of the receive clock & data recovery circuit extracts the route clock from the data stream received at the RL1/2, RDIP/RDIN or ROID lines. The clock & data recovery circuit converts the data stream into a dual-rail, unipolar bit stream. The clock and data recovery circuit uses an internally generated high frequency clock out of the master clocking unit based on MCLK.

The intrinsic jitter generated in the absence of any input jitter is not more than 0.035 UI. In digital bipolar line interface mode the clock and data recovery requires HDB3 coded signals with 50% duty cycle.

# 3.6.5 Receive Jitter Attenuator

The receive jitter attenuator is based on the DCO-R (digital clock oscillator, receive) in the receive path. Jitter attenuation of the received data is done in the receive elastic buffer. The working clock is an internally generated high frequency clock based on the clock provided on pin MCLK. The jitter attenuator meets the E1 requirements of ITU-T I.431, G. 736 to 739, G.823 and ETSI TBR12/13 and the T1 requirements of AT&T PUB 62411, PUB 43802, TR-TSY 009, TR-TSY 253, TR-TSY 499 and ITU-T I.431, G.703 and G. 824.

The internal PLL circuitry DCO-R generates a "jitter-free" output clock which is directly dependent on the phase difference of the incoming clock and the jitter attenuated clock. The receive jitter attenuator can be synchronized either on the extracted receive clock RCLK or on a 2.048 MHz/8 kHz or 1.544 MHz/8 kHz clock provided on pin SYNC (8 kHz in master mode only). The jitter attenuated DCO-R output clock can be output on pin RCLK. Optionally an 8 kHz clock is provided on pin SEC/FSC.

For jitter attenuation the received data is written into the receive elastic buffer with the recovered clock sourced by the clock & data recovery and are read out with the de-jittered clock sourced by DCO-R.

If the receive elastic buffer is read out directly with the recovered receive clock, no jitter attenuation is performed.

If the receive elastic buffer is read out with the receive system clock SCLKR of the system interface, the receive elastic buffer performs a clock adoption from the recovered receive clock to SCLKR.

The DCO-R circuitry attenuates the incoming jittered clock starting at its corner frequency with 20 dB per decade fall-off. Wander with a jitter frequency below the corner frequency is passed unattenuated. The intrinsic jitter in the absence of any input jitter is < 0.02 UI.



The corner frequency of the DCO-R can be configured in a wide range, see **Table 15** and **Figure 24**. The jitter attenuator PLL in the transmit path, the DCO-X, is equivalent to the DCO-R so that the principle for its configuration is the same.

CMR6.DCOCOMPN	CMR2.ECFAR (CMR2.ECFAX)	LIM2.SCF (CMR6.SCFX)	CMR3.CFAR(3:0) (CMR3.CFAX(3:0))	CMR4.IAR(3:0) (CMR5.IAX(4:0))	Corner- frequencies of DCO-R (DCO-X) E1 / T1
X	0	0	Not used	Not used	2 Hz / 6 Hz
X	0	1	Not used	Not used	0.2 Hz / 0.6 Hz
0	1	X	QuadFALC® compatible programming: ´7 <sub>H</sub> ´ ´4 <sub>H</sub> ´	Not used	0.2 Hz / 0.6 Hz 2 Hz / 6 Hz
1	1	X	$[0_{H}^{\prime} \dots F_{H}^{\prime}]$ , used as proportional parameter $[9_{H}^{\prime}]$ $[8_{H}^{\prime}]$ $[6_{H}^{\prime}]$	$(00_{H}' \dots (1F_{H}'))$ used as integral parameter $(19_{H}')$ $(13_{H}')$ $(12_{H}')$	Range 0.2 Hz 20 Hz 0.2 Hz 0.6 Hz 2 Hz 6Hz

Table 15 Overview DCO-R (DCO-X) programming

After reset the corner frequencies are 2 Hz in E1 and 6 Hz in T1/J1 mode and can be switched to 0.2 Hz in E1 mode or 0.6 Hz in T1 mode by setting the register bit LIM2.SCF for the DCO-R or the register bit CMR5.SCFX for the DCO-X respectively. A logical table builds the integral (I) and proportional (P) parameter for the PI filter of the DCO-R or DCO-X, see Figure 24.

If QuadFALC® compatible programming is enabled by setting the register bits CMR2.ECFAR or CMR2.ECFAX for the DCO-R or the DCO-X respectively, the corner frequencies can be configured in a range between 2 Hz and 0.2 Hz using the register bits CMR3.CFAR(3:0) or CMR3.CFAX(3:0) respectively, see CMR3\_E, CMR4\_E and CMR5\_E. A logical table builds the integral and proportional parameter for the PI filter of the DCO-R or DCO-X out of the settings in CMR3.CFAR(3:0) or CMR3.CFAX(3:0) respectively.

If additionally to CMR2.ECFAR or CMR2.ECFAX the bit CMR6.DCOCOMPN (CMR6\_E) is set, which is valid for the DCO-R and the DCO-X, the corner frequencies and attenuation factors can be programmed in a wide range using the register bits CMR3.CFAR(3:0) and CMR4.IAR(4:0) for the DCO-R and CMR3.CFAX(3:0) and CMR5.IAX(4:0) for the DCO-X. The settings in CMR3.CFAR(3:0)/CFAX(3:0) build the proportional parameter, the settings in CMR4.IAR(4:0) and CMR5.IAX(4:0) and CMR5.IAX(4:0) and CMR5.IAX(4:0) and CMR5.IAX(4:0) build the integral parameter for the PI filters, independent from another.






Figure 24 Principle of Configuring the DCO-R and DCO-X Corner Frequencies

The DCO-R reference clock is watched: If one, two or three clock periods of the 2.048 MHz (1.544 MHz in T1/J1 mode) clock at pin SYNC or RCLKI (in single rail digital line interface mode) are missing the DCO-R regulates it's output frequency. If four or more clock periods are missing

- The DCO-R circuitry is automatically centered to the nominal bit rate if the center function of DCO-R is enabled by CMR2.DCF = '0'.
- The actual DCO-R output frequency is "frozen" if the center function of DCO-R is disabled by CMR2.DCF = '1'.

The receive jitter attenuator works in two different modes, selected by the multiplexer "C" in Figure 21:

- Slave mode: In slave mode (LIM0.MAS = ´0´) the DCO-R is synchronized on the recovered route clock. In case
  of loss of signal (LOS) the DCO-R switches automatically to Master mode. The frequency at the pin SYNC
  must be 2.048 MHz (1.544 MHz). If bit CMR1.DCS is set automatic switching from the recovered route clock
  to SYNC is disabled.
- Master mode: In master mode (LIM0.MAS = ´1´) the DCO-R is in free running mode if no clock is supplied on pin SYNC. If an external clock on the SYNC input is applied, the DCO-R synchronizes to this input. The external frequency can be 2.048 MHz (1.544 MHz) for IPC.SSYF = ´0´ or 8.0 kHz for IPC.SSYF = ´1´.

The following table **Table 16** shows this modes with the corresponding synchronization sources.



Mode	Internal LOS Active	SYNC Input	System Clocks generated by DCO-R	
Master	Independent	Fixed to $V_{\rm DD}$	DCO-R centered, if CMR2.DCF = ´0´. (CMR2.DCF should not be set), see also CMR2_E	
Master	Independent	2.048 MHz (E1) or 1.544 MHz (T1)	Synchronized to SYNC input (external 2.048 MHz or 1.544 MHz, IPC.SSYF = ´0´), see also IPC_E	
Master	Independent	8.0 kHz	Synchronized to SYNC input (external 8.0 kHz, IPC.SSYF = ´1´, CMR2.DCF = ´0´)	
Slave	No	Fixed to $V_{\rm DD}$	Synchronized to recovered line clock	
Slave	No	2.048 MHz (E1) or 1.544 MHz (T1)	Synchronized to recovered line clock	
Slave	Yes	Fixed to $V_{\rm DD}$	CMR1.DCS = $0^{\circ}$ : DCO-R is centered, if CMR2.DCF = $0^{\circ}$ . (CMR2.DCF should not be set)	
			CMR1.DCS = ´1´: Synchronized on recovered line clock	
Slave	Yes	2.048 MHz	CMR1.DCS = '0': Synchronized to SYNC input (external 2.048 MHz or 1.544 MHz)	
			CMR1.DCS = ´1´: Synchronized on recovered line clock	

## Table 16Clocking Modes of DCO-R

The receive clock output RCLK of every channel can be switched between two sources, see multiplexer "D" in Figure 21:

- If the DCO-R is the source of RCLK the following frequencies are possible: 1.544, 3.088, 6.176, and 12.352 in T1/J1 mode and 2.048, 4.096, 8.192, and 16.384 MHz in E1 mode and in T1/J1 channel translation mode. If COMP = ´0´ controlling of the frequency is done by the register CMR4, bits RS(1:0), if COMP = ´1´ controlling is done by the register CMR1, bits RS(1:0).
- If the recovered clock out (of the clock and data recovery) is the source of RCLK (see multiplexer "D" in Figure 21), only 2.048 MHz (1.544 MHz) is possible as output frequency.

# 3.6.6 Receive Line Termination (Analog Switch)

In general the E1 line impedance operating modes with 75  $\Omega$  (used with coaxial cable) or with 120  $\Omega$  (used with twisted pair cable) line termination are selectable by switching resistors in parallel or using special transformers with different transfer ratios in one package (using center tap). These two options both provide only one analog front end circuitry for both transmission media types.

The OctalFALC<sup>™</sup> supports a software selectable generic E1/T1/J1 solution without the need for external hardware changes by using the integrated analog switch and two external resistors for line impedance matching, see application example in Figure 25. By default the analog switch is off for QuadFALC® compatibility.

This allows, for example, to switch between 100 W (T1/E1 twisted pair) and 75 W (E1 coax) termination resistance using the external resistors  $R_{E1} = 100 \Omega$  and  $R_{E2} = 300 \Omega$ , see Table 17. The analog switch can be controlled by access to the register bit LIM0.RTRS (LIM0\_E, LIM0\_T) and by hardware using the receive Multi Function Ports. For that, only one (but not more) of the receive Multi Function Ports must be configured as Receive Line Termination (RLT) input. For controlling of the analog switch a logical equivalence is build out of RLT and the register bit LIM0.RTRS if RLT is configured at one multi function port.

If the analog switch is not used in an application, the pin RLS can be left open.








Table 17 Receiver Configuration Examples	Table 17	Receiver (	Configuration	Examples
--	----------	------------	---------------	----------

Line Impedance Z <sub>0</sub>	External Resistor R <sub>E1</sub>	External Resistor R <sub>E2</sub>	Internal Analog Switch	LIMO.RTRS; RLT
120 Ω	$100~\Omega$ (for	300 $\Omega$ (for	off	If RLT is configured: (LIM0.RTRS equivalent
100 Ω	common common E1/T1/J1 E1/T1/J1	E1/T1/J1	off	RLT) = ´0´ If RLT is not configured: LIM0.RTRS = ´0´
75Ω	applications)	applications)	on	If RLT is configured: (LIM0.RTRS equivalent RLT) = ´1´ If RLT is not configured: LIM0.RTRS = ´1´

## 3.6.7 Receive Line Monitoring Mode

For short-haul applications like shown in **Figure 26**, the receive equalizer can be switched into receive line monitoring mode (LIM0.RLM = (1)). One channel is used as a short-haul receiver while the other is used as a short-haul monitor. In this mode the receiver sensitivity is increased to detect an incoming signal of -20 dB resistive attenuation. The required resistor values are given in Table 18.




Figure 26 Receive Line Monitoring RLM (shown for one line)





Parameter <sup>1)</sup>	Charao	steristic Impedance [ $\Omega$ ]	Characteristic Impedance [ $\Omega$ ]		
		E1		J1	
	75	120	100	110	
R <sub>1</sub> (±1 %) [Ω]	75	120	100	110	
R <sub>2</sub> (±1 %) [Ω]	75	120	100	110	
R <sub>3</sub> (±1 %) [Ω]	330	510	430	470	
$t_2: t_1$	1:1	1 :1	1:1	1:1	

Table 18 External Component Recommen	dations (Monitoring)
--------------------------------------	----------------------

1) This includes all parasitic effects caused by circuit board design.

Using the receive line monitor mode and the hardware tristate function of transmit lines XL1/2 on the line side and the tristate functions on the system side, the OctalFALC<sup>TM</sup> supports applications connecting two channels to one receive and transmission line. In these kind of applications both channels are working in parallel for redundancy purpose (see **Figure 27**). While one of them is driving the line, the other one must be switched into transmit line tristate mode. If both channels are configured identically and supplied with the same system data and clocks, the transmit path can be switched from one channel to the other without causing a synchronization loss at the remote end.





RDO, RSIG, SCLKR and RFM can be set into tristate mode constantly for redundancy applications using the register bit SIC3.RRTRI (SIC3\_E) and - if the RTDMT function is selected on one of the multi function port - by RTDMT, see Chapter 3.8. If the RTDMT function is selected the values of RTDMT and SIC3.RRTRI are logically exored. This enables an easy redundancy application using only one signal for switching between two devices. If the RTDMT function is not selected SIC3.RRTRI = '1' set the pins into tristate mode constantly. In this mode "tristate" means high impedance against  $V_{DD}$  and  $V_{SS}$ : No pull up or pull down resistor is active.



An overview about the tristate configurations of RDO, RSIG, SCLKR and RFM is given in Table 19.

SIC3.RRTRI / SIC3.RRTRI exor RTDMT if RTDMT is selected on multi function port	SIC3.RTRI	Pins RDO and RSIG	Pins SCLKR and RFM	
1	X	Constant tristate (without pull up and pull down resistor)	Constant tristate (without pull up and pull down resistor)	
0	0	Never tristate	Never tristate	
0	1	Tristate during inactive channel phases (with pull up resistor	Never tristate	

## Table 19 Tristate Configurations for the RDO, RSIG, SCLKR and RFM pins

Switching between both channels can be done on the line side in transmit direction by a hardware signal if the multi function pin XPA is configured as tristate input XLT by the register bits PC1.XPC1 =  $(1000_b)$ , see PC1\_E. If one pin XPA is programmed as low active (PC1.XPC1 =  $(1110_b)$ ) and the one of the other channel as high active (PC1.XPC1 =  $(1000_b)$ ), no external inverter is necessary as shown in Figure 27. So switching between both channels on line side is possible using only one signal

Switching can also be done on the line side in transmit direction by software, if setting the register bit XPM2.XLT. The register bit value XPM2.XLT and the pin value of XPA are logically ored. (That means if XPA is configured as low active then

## Tristate = XPM2.XLT or not( $\overline{XPA}$ ).

Because the register bit XPM2.XLT and the multi function pin XPA exist individually for every channel, switching on the line side in transmit direction can be done between channels of different or of the same OctalFALC<sup>™</sup> device

Switching between both channels can be done on the system side in receive direction by using the register bit SIC3.RRTRI and with or without selection of the multi function port as RTDMT. If the RTDMT function is selected, the values of RTDMT and SIC3.RRTRI are logically exored. If in one of the both channels SIC3.RRTRI is set, RTDMT is low active because of the logical exor, and if in the other channel SIC3.RRTRI is cleared, RTDMT is low active because of the logical exor. So switching between both channels on system side in receive direction is possible using only one board signal.

By using the XLT,  $\overline{XLT}$  and RTDMT function of the multi function ports and do the appropriate programming of the bits SIC3.RRTRI (SIC3\_E), switching between both channels can be done on the system and the line side together with only one common board signal, connected to XPA (XLT,  $\overline{XLT}$ ) and RPA (RTDMT), as shown in Figure 27 and Table 20: If this signal has low level channel 1 is active and channel 2 is in stand-by, if it has high level channel 1 is in stand-by and channel 2 is active.

rabio 20 riodandanoy ripphotation doing rizin, orritoring that only one board orginal				
Configuration	Register Bits	Channel 1 (active/stand-by)	Channel 2 (stand-by/active)	
XLT, XLT	PC1.XPC1(3:0)	1000	1110	
RTDMT	PC1.RPC1(3:0)	1101	1101	
Receive system interface	SIC3.RRTRI	0	1	
RLM mode	LIM0.RLM	0	1	

Table 20	Dedundeney Annliestie	n uning DIM quitable.	g with only one board signal
Table ZU	Beoundancy Addition	n usina klivi. Swiichini	a with only one board signal
	i iouuiiuuiioj / ippiiouiio		g man english ene seara eigna

**Figure 28** shows a redundancy application for long haul mode using the internal analog switch. With the configuration shown in **Table 21**, switching between both channels is possible using only one board signal which is connected to XLT, XLT, RLT and RTDMT. Because the OctalFALC<sup>TM</sup> builds the logical equivalence out of RLT and LIM0.RTRS, the analog switches of both channels are controlled by these signal.







Figure 28 Long Haul Redundancy Application using the Analog Switch (shown for one line)

Configuration	Register Bits	Channel 1 (active/stand-by)	Channel 2 (stand-by/active)
XLT, XLT	PC1.XPC1(3:0)	1000	1110
RTDMT	PC1.RPC1(3:0)	1101	1101
Receive system interface	SIC3.RRTRI	0	1
RLT	PC2.RPC2(3:0)	1000	1000
Receive line termination	LIM0.RTRS	0	1



# 3.7 Transmit Path

The transmit path of the OctalFALC<sup>TM</sup> is shown in Figure 29.



#### Figure 29 Transmit System of one channel

#### Note: DR = Dual-Rail interface

The serial bit stream is processed by the transmitter which has the following functions:

- Frame/multiframe synthesis of one of the four selectable framing formats
- Insertion of service and data link information
- AIS generation (blue alarm)
- Remote alarm (yellow alarm) generation
- CRC generation and insertion of CRC bits
- · CRC bits inversion in case of a previously received CRC error or in case of activating per control bit
- Generation of loop-up/-down code
- Idle code generation per DS0

The frame/multiframe boundaries of the transmitter can be synchronized externally by using the SYPX/XMFS pin. Any change of the transmit time slot assignment subsequently produces a change of the framing bit positions on the line side. This feature is required if signaling and data link bits are routed through the switching network and are inserted in transmit direction by the system interface.

In loop-timed configuration (LIM2.ELT) disconnecting the control of the transmit system highway from the transmitter is done by setting FMR5.XTM. The transmitter is now in a free running mode without any possibility to update the multiframe position in case of changing the transmit time slot assignment. The FS/DL-bits are generated independent of the transmit system interface. For proper operation the transmit elastic buffer size should be programmed to 2 frames.

The contents of selectable time slots is overwritten by the pattern defined by register IDLE. The selection of "idle channels" is done by programming the three-byte registers ICB(3:1).

If AMI coding with zero code suppression (B7-stuffing) is selected, "clear channels" without B7-stuffing can be defined by programming registers CCB(3:1).

# 3.7.1 Transmit Line Interface


The principal transmit line interface is shown in Figure 30. Two application modes are possible:



- For non-generic applications pins XL3 and XL4 can be left open. The serial resistance R<sub>SER</sub> is dependent on the operation mode (E1/T1/J1) as shown in Table 22.
- For generic E1/T1/J1 applications with optimized return loss the transmit output resistance is configured by using the pins XL3 and XL4 as shown in Figure 30. The operation mode (E1/T1/J1) is selected by software (register bit PC6.TSRE) without the need for external hardware changes: Here  $R_{SER}$  is always 2  $\Omega$ , see Table 22.

In E1 mode the value of  $R_{SER}$  in Table 22 is valid for both characteristic line impedances  $Z_0 = 120 \Omega$  and  $Z_0 = 75 \Omega$ . In generic mode shorts between XL1 and XL2 cannot be detected, because the short current is lower than 120 mA, see Chapter 3.7.6.

The analog transmitter transforms the unipolar bit stream to ternary (alternate bipolar) return to zero signals of the appropriate programmable shape. The unipolar data is provided on pin XDI and the digital transmitter.



**Transmit Line Interface** Figure 30

Table 22	Recommended Transmitter Configuration Values
	Second and the second

R <sub>SER</sub> [Ω], accuracy +/- 1 %	Application Mode	PC6.TSRE	XL3, XL4	Operation Mode
2 <sup>1)</sup>	Generic	1	Connected to	E1
		0	R <sub>SER</sub> and Xformer junction	T1/J1
7.5	Non generic	0	Left open	E1
2	_	0	Left open	T1/J1

1) The values in this column refers to an ideal transformer without any parasitics. Any transformer resistance or other parasitic resistances have to be taken into account when calculating the final value of the output serial resistors.

Similar to the receive line interface three different data types are supported:

- Ternary Signal: Single-rail data is converted into a ternary signal which is output on pins XL1 and XL2. Selection between B8ZS or simple AMI coding with zero code suppression (B7 stuffing) is provided. B7 stuffing can be disabled on a per time slot basis (Clear Channel capability). Selected by FMR0.XC(1:0) and  $LIM1.DRS = 10^{\circ}.$
- Dual-rail data PCM(+), PCM(-) at multifunction ports XDOP and XDON with 50% or 100% duty cycle and with programmable polarity. Line coding is done in the same way as in ternary interface mode. Selected by  $FMR0.XC1 = 1^{\prime} and LIM1.DRS = 1^{\prime}$ .
- Unipolar data on port XOID is transmitted in NRZ (non return to zero) with 100% duty cycle or in CMI code with or without (SIC3.CMI) preprocessed by B8ZS coding to a fiber-optical interface. Data is clocked on the rising edge of the transmit clock XCLK (1544 kHz). Selection is done by FMR0.XC1 = '0' and LIM1.DRS = '1'.

An overview about the line coding is given in Table 14.



# 3.7.2 Transmit Clock TCLK

The transmit clock input TCLK of the OctalFALC<sup>TM</sup> can be configured for 1.544, 3.088, 6.176, 12.352 and 24.704 MHz input frequency in T1/J1 mode and 2.048, 4.096, 8.192, 16.384 and 32.768 MHz input frequency in E1 mode and in T1/J1 channel translation mode. If COMP = (0) frequency selection is done by the register bits CMR6.STF(2:0) (CMR6\_E), if COMP = (1) selection is done by the register bit CMR1.STF (CMR1\_E). See divider "%" in Figure 29.

# 3.7.3 Automatic Transmit Clock Switching

The transmit clock output XCLK can be derived from TCLK in two ways:

- Directly. In this case the TCLK frequency must be 32.768 MHz in E1 or 24.704 MHz in T1/J1 mode. (This can be performed only for COMP = '0'.) or
- By using the DCO-X, were the DCO-X reference is TCLK.

If TCLK fails, then the transmit clock output XCLK will also fail. To avoid this, a so called automatic transmit clock switching can be enabled by setting the register bit CMR6.ATCS (CMR6\_E). Then SCLKX will be used instead of TCLK if TCLK is lost. The transmit elastic buffer must be active. Automatically switching between TCLK and SCLKX is done in the following both cases:

- If the TCLK input is used directly as source for the transmit clock XCLK: The output of the DCO-X is not used. The DCO-X reference clock is SCLKX (selected by multiplexers "E", "F" and "G" in Figure 29). If loss of TCLK is detected, the transmit clock XCLK will be switched automatically (if CMR6.ATCS = '1') to the DCO-X output which is synchronous to SCLKX (see multiplexer "H" in Figure 29). If XCLK was switched to the DCO-X output and TCLK becomes active, switching of XCLK (back) to TCLK is automatically performed if CMR6.ATCS = '1'. All switchings of XCLK between TCLK and the DCO-X output are shown in the interrupt status bit ISR7.XCLKSS0 which is masked by IMR7.XCLKSS0. These kinds of switching cannot be done in general without causing phase jumps in the transmit clock XCLK. Additionally after loss of TCLK the transmit clock XCLK is also lost during the "detection time" for loss of TCLK and the transmit pulses are disturbed. If CMR6.ATCS is cleared, TCLK is used (again) as source for the transmit clock XCLK, independent if TCLK is lost or not. The interrupt status bit ISR7.XCLKSS0 will be set also.
- If the transmit clock XCLK is sourced by the DCO-X output and the DCO-X reference clock is TCLK: The DCO-X reference will be switched automatically (if CMR6.ATCS = '1') to SCLKX (by multiplexer "F" of Figure 29) if SCLK is selected by multiplexer "E" of Figure 29 after a loss of TCLK was detected. If the DCO-X reference was switched to SCLKX and TCLK becomes active, switching of the reference (back) to TCLK is automatically performed if CMR6.ATCS = '1'. All switching of the reference between TCLK and SCLKX are shown in the interrupt status bit ISR7.XCLKSS1 which is masked by IMR7.XCLKSS1. For these kinds of automatic switching, the transmit clock XCLK fulfills the jitter-, wander- and frequency deviation- requirements as specified for E1/T1 after the clock source of the DCO-X is changed. If CMR6.ATCS is cleared, TCLK is used (again) as reference for the DCO-X, independent of whether TCLK is lost or not. The interrupt status bit ISR7.XCLKSS1 will be set also.

The status register bits CLKSTAT.TCLKLOS and CLKSTAT.SCLKXLOS (**CLKSTAT\_E**, **CLKSTAT\_T**) show if the appropriate clock is actually lost or not, so together with ISR7.XCLKSS1 and ISR7.XCLKSS0 the complete information regarding the current status of the transmit clock system is provided.

# 3.7.4 Transmit Jitter Attenuator

The transmit jitter attenuator is based on the so called DCO-X (digital clock oscillator, transmit) in the transmit path. Jitter attenuation of the transmit data is performed in the transmit elastic buffer, see **Figure 29**. The DCO-X circuitry generates a "jitter-free" transmit clock and meets the E1 requirements of ITU-T I.431, G. 736 to 739, G.823 and ETSI TBR12/13 and the T1 requirements of AT&T PUB 62411, PUB 43802, TR-TSY 009,TR-TSY 253, TR-TSY 499 and ITU-T I.431, G.703 and G. 824. The DCO-X circuitry works internally with the same high frequency clock as the DCO-R. It synchronizes either to the working clock of the transmit system interface (internal transmit clock) or the clock provided on pin TCLK or the receive clock RCLK (remote loop/loop-timed). The DCO-X attenuates the incoming jitter starting at its corner frequency with 20 dB per decade fall-off. With the jitter attenuated clock, which directly depends on the phase difference between the incoming clock and the jitter



attenuated clock, data is read from the transmit elastic buffer (2 frames) or from the JATT buffer (2 frames, remote loop), see **Figure 31**. Wander with a jitter frequency below the corner frequency is passed transparently.

The DCO-X is equivalent to the DCO-R so that the principle for its configuration is the same, see **Figure 24** and **CMR3\_E**, **CMR4\_E** and **CMR5\_E**.

The DCO-X reference clock is monitored: If one, two or three clock periods of the 2.048 MHZ (1.544 MHz in T1/J1 mode) clock at SCLKX are missing the DCO-X regulates it's output frequency. If four or more clock periods are missing

- The DCO-X circuitry is automatically centered to the nominal frequency of 16 x f<sub>DATA</sub> if the center function of DCO-X is enabled by CMR2.DCOXC = '1'.
- The actual DCO-X output frequency is "frozen" if the center function of DCO-X is disabled by CMR2.DCOXC = '0'.

The jitter attenuated clock is output on pin XCLK if the transmit jitter attenuator is enabled, see multiplexer "H" in Figure 29.

The transmit jitter attenuator can be disabled. In that case data is read from the transmit elastic buffer with the clock sourced on pin TCLK, see multiplexer "H" in Figure 29. Synchronization between SCLKX and TCLK has to be done externally.

In the loop-timed clock configuration (LIM2.ELT) the DCO-X circuitry generates a transmit clock which is frequency synchronized on RCLK, see **Figure 31** and multiplexers "G" and "F" in **Figure 29**. In this configuration the transmit elastic buffer has to be enabled.




Figure 31 Clocking and Data in Remote Loop Configuration

# 3.7.5 Programmable Pulse Shaper and Line Build-Out

The transmitter includes a programmable pulse shaper to generate transmit pulse masks according to:

- For T1: FCC68; ANSI T1. 403 1999, figure 4; ITU-T G703 11/2001, figure 10 (for different cable lengths), see Figure 122 and Figure 33 for measurement configuration were  $R_{load} = 100 \Omega$
- For E1: ITU-T G703 11/2001, figure 15 (for 0 m cable length) see Figure 121; ITU-T G703 11/2001, figure 20 (for DCIM mode), see Figure 32 for measurement configuration were  $R_{load} = 120 \Omega$  or  $R_{load} = 75 \Omega$

The transmit pulse shape (U<sub>PULSE</sub>) is programmed either



- By the registers XMP(2:0) compatible to the QuadFALC®, see Table 23 and Table 24, if the register bit XPM2.XPDIS is cleared, see XPM2\_E
- Or by the registers TXP(16:1), see TXP1\_E, if the register bit XPM2.XPDIS is set, see Table 25 and Table 26. For more details see chapter "Operational Description"

To reduce the crosstalk on the received signals in long haul applications the OctalFALC<sup>TM</sup> offers the ability to place a transmit attenuator (Line Build-Out, LBO) in the data path. This is used only in T1 mode. LBO attenuation is selectable with the values 0, -7.5, -15 or -22.5 dB (register bits LIM2\_T.LBO(2:1)). ANSI T1. 403 defines only 0 to -15 dB.




Figure 32 Measurement Configuration for E1 Transmit Pulse Template




Figure 33 Measurement Configuration for T1/J1 Transmit Pulse Template

# 3.7.5.1 QuadFALC® Compatible Programming

After reset XPM2.XPDIS is zero so that QuadFALC® compatible programming is selected. The default setting after reset for the registers XMP(2:0) generates the E1 pulse shape, see Table 24, but with an unreduced amplitude. No reset value for T1 mode exists. So after switching into T1 mode, an explicit new programming as described in Table 23 is necessary.

If LBO attenuation is selected, the programming of XPM(2:0) will be ignored. Instead the pulse shape programming is handled internally: The generated pulse shape before LBO filtering is the same as for T1 0 to 40 m. The given values are optimized for transformer ratio: 1 : 2.4 and cable type AWG24 using transmitter configurations listed in Table 22 and shown in Figure 30. The measurement configurations of Figure 32 with  $R_{load} = 120 \Omega$  and Figure 33 with  $R_{load} = 100 \Omega$  are used.

Table 23	Recommended Pulse Shaper Programming for T1/J1 with registers XPM(2:0) (Compatible to
	QuadFALC®)

LBO	Range	Range	XPM0	XPM1	XPM2
[dB]	[m]	[ft]	hexadecimal		
0	0 to 40	0 to 133	D7	22	1
0	40 to 81	133 to 266	FA	26	1
0	81 to 122	266 to 399	3D	37	1
0	122 to 162	399 to 533	5F	3F	1



# Table 23 Recommended Pulse Shaper Programming for T1/J1 with registers XPM(2:0) (Compatible to QuadFALC® (cont'd))

LBO	Range	Range	XPM0	XPM1	XPM2			
0	162 to 200	533 to 655	3F	СВ	1			
7.5		+		Are not taken into account: Pulse shape generation is				
15			handled inter	nally.				
22.5								

# Table 24 Recommended Pulse Shaper Programming for E1 with registers XPM(2:0) (Compatible to QuadFALC®)

R <sub>ser</sub>	Z <sub>0</sub>	Transmit Line Interface Mode	XPM1	1 XPM2		
[Ω]	[Ω]		hexadecimal			
7.5 <sup>1)</sup>	120	Non generic	9C	03	00	
7.5	75	Non generic	BD	03	00	
	Reset values		7B	03	40	
7.5	DCIM Mode	Non generic	EF	BD	07	

1) The values in this row refers to an ideal application without any parasitics. Any other parasitic resistances have to be taken into account when calculating the final value of the output serial resistors.

# 3.7.5.2 Programming with TXP(16:1) Registers

By setting of register bit XPM2.XPDIS the pulse shape will be configured by the registers TXP(16:1) (**TXP1\_E**). Each of these registers define the amplitude value of one sampling point in the symbol. A symbol is formed by 16 sampling points.

The default setting after reset for the registers TXP(16:1) generates also the E1 pulse shape (0m), but with an unreduced amplitude.  $(TXP(9:16) = `00_{H}`; TXP(1:8) = `38_{H}`= 56_{D}`)$  No reset value for T1 mode exists. So after switching into T1 mode, an explicit new programming like **Table 25** is necessary.

The pulse shape configuration will be done also by the registers TXP(16:1) if LBO attenuation is selected. The pulse shape is then determined by both the values of TXP(16:1) and the LBO filtering.

The given values in **Table 25** and **Table 26** are optimized for transformer ratio: 1 : 2.4; cable: AWG24 and configurations listed in **Table 22** and shown in **Figure 30**.

LBO	Range	Range	TXF	valu	ies, c	lecin	nal											
[dB]	[m]	[ft]	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
0	0 to 40	0 to 133	46	46	46	44	44	44	44	44	16	-17	-14	-14	-4	-4	-4	-4
0	40 to 81	133 to 266	48	50	48	46	46	44	44	44	16	-17	-14	-14	-4	-4	-4	-4
0	81 to 122	266 to 399	56	58	54	52	48	48	48	48	16	-25	-17	-14	-4	-4	-4	-4
0	122 to 162	399 to 533	63	63	58	56	52	52	51	51	16	-34	-32	-17	-4	-4	-4	-4
0	162 to 200	533 to 655	63	63	63	58	50	50	50	50	50	-60	-26	-20	-12	-8	-6	-4
7.5			46	46	46	44	44	44	44	44	16	-17	-14	-14	-4	-4	-4	-4
155			46	46	46	44	44	44	44	44	16	-17	-14	-14	-4	-4	-4	-4
22.5			46	46	46	44	44	44	44	44	16	-17	-14	-14	-4	-4	-4	-4

Table 25Recommended Pulse Shaper Programming for T1 with registers TXP(16:1)



R <sub>ser</sub>	Z <sub>0</sub>	Transmit Line Interface Mode	TXF	9 valu	ies, (	decin	nal											
<b>[</b> Ω <b>]</b>	[Ω]		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
2 <sup>1)</sup>	120	Generic	42	40	40	40	40	40	40	42	0	0	0	0	0	0	0	0
7.5	120	Non generic	63	57	57	57	57	57	57	57	-4	0	0	0	0	0	0	0
2	75	Generic	42	40	40	40	40	40	40	40	0	0	0	0	0	0	0	0
7.5	75	Non generic	60	58	58	58	58	58	58	58	0	0	0	0	0	0	0	0
	Reset va	lues	56	56	56	56	56	56	56	56	0	0	0	0	0	0	0	0
2	DCIM Mode	Generic	20	20	20	20	20	20	20	20	-20	-20	-20	-20	-20	-20	-20	-20
7.5	DCIM mode	Non generic	28	28	28	28	28	28	28	28	-28	-28	-28	-28	-28	-28	-28	-28

#### Table 26 Recommended Pulse Shaper Programming for E1 with registers TXP(16:1)

1) The values in this row refers to an ideal application without any parasitics. Any other parasitic resistances have to be taken into account when calculating the final value of the output serial resistors.

# 3.7.6 Transmit Line Monitor

The transmit line monitor (see principle in **Figure 34**) compares the transmit line current on XL1 and XL2 with an on-chip transmit line current limiter. The monitor detects faults on the primary side of the transformer indicated by a highly increased transmit line current (more than 120 mA for at least 3 consecutive pulses sourced by VDDX) and protects the device from damage by setting the transmit line driver XL1/2 into high-impedance state automatically (if enabled by XPM2.DAXLT = '0', see XPM2\_E). The current limiter checks the actual current value of XL1/2 and if the transmit line current drops below the detection limit the high-impedance state is cleared.

Two conditions are detected by the monitor:

- Transmit line ones density (more than 31 consecutive zeros) indicated by FRS1.XLO (FRS1\_E).
- Transmit line high current indicated by FRS1.XLS.

In both cases a transmit line monitor status change interrupt is provided.

Shorts between XL1 or XL2 and  $V_{DD}$ ,  $V_{DDC}$  or  $V_{DDP}$  are not detected.

Note that in generic mode (see Chapter 3.7.1) where the pins XL3 and XL4 are used, shorts between XL1 and XL2 cannot be detected, because the short circuit current is lower than 120 mA. This way a short between XL1 and XL2 will not harm the device.




Figure 34 Transmit Line Monitor Configuration



# 3.8 Multi Function Ports

Several signals are available on the multi function ports, see **Table 27** and **PC1\_E**. After reset, input function is selected (SYPR or SYPX) with exception of the ports RPC were RCLK output is selected: The register bits PC3.RPC2 have the reset value 'FH'. (Note that PC5.CRP must be set to '1' for an active RCLK output. After reset PC5.CRP is '0' and RCLK is pulled up.)

Three multi function ports (MFP) for RX - so called as RPA, RPB, RPC - and two MFPs for TX - so called as XPA, XPB - are implemented for each channel.

The functions of RPA, RPB and RPC are configured by PC1.RPC1(3:0), PC2.RPC2(3:0) and PC3.RPC3(3:0) respectively.

The functions of XPA and XPB are configured by PC1.XPC1(3:0) and PC2.XPC2(3:0) respectively.

The actual logical state of the 5 multifunction ports can be read out using the register MFPI (MFPI\_E). This function together with static output signal options in Table 27 offers general purpose I/O functionality on unused multi function port pins.

If a port is configured as GPOH or GPOL the port level is set to high or low level respectively.

Each of the input functions may only be selected once in a channel except for the GPI functionality. No input function must be selected twice or more.

Selection	RFP Signal	Available on port	RFP Function	XFP Signal	Available on port	XFP Function	
0000	SYPR	A, B, C	Synchronous pulse receive input	SYPX	А, В	Synchronous pulse transmit input	
0001	RFM	A, B, C	Receive frame marker output	XMFS	А, В	Transmit multiframe synchronization input	
0010	RMFB	A, B, C	Receive multiframe begin marker output	XSIG	А, В	Transmit signaling data input	
0011	RSIGM	A, B, C	Receive signaling marker output	TCLK	А, В	Transmit clock input	
0100	RSIG	A, B, C	Receive signaling data output	XMFB	А, В	Transmit multiframe begin marker output	
0101	DLR	A, B, C	Data link bit receive output	XSIGM	А, В	Transmit signaling marker output	
0110	FREEZE	A, B, C	Freeze signaling output	DLX	А, В	Data link bit transmit output	
0111	RFSP	A, B, C	Frame synchronous pulse output	XCLK	А, В	Transmit clock output	
1000	RLT	A, B, C	Receive line termination (analog switch); a logical equivalence is build with LIM0.RTRS	XLT	А, В	Transmit line tristate control, high active	
1001	GPI	A, B, C	General purpose input	GPI	Α, Β	General purpose input	

 Table 27
 Multi Function Port Selection



Selection	RFP Signal	Available on port	RFP Function	XFP Signal	Available on port	XFP Function
1010	GPOH	A, B, C	General purpose output high	GPOH	А, В	General purpose output high
1011	GPOL	A, B, C	General purpose output low	GPOL	А, В	General purpose output low
1100	LOS	A, B, C	Loss of signal indication output	Reserved	А, В	Reserved
1101	RTDMT	A, B, C	Receive system interface tristate for pins RDO, RSIG, SCLKR, RFM; logically exored with SIC3.RRTRI	XDIN	А, В	Transmit data negative input
1110	RDON	A, B, C	Receive data negative output or bipolar violation output	XLT	А, В	Transmit line tristate control, low active
1111	RCLK	A, B, C	RCLK output	Reserved	А, В	Reserved

# Table 27 Multi Function Port Selection (cont'd)



# 4.1 Receive Path (E1)

An overview of the receive path of one channel of the OctalFALC<sup>™</sup> for all modes is given in Figure 21. Only special E1 functionalities are described in this chapter.

# 4.1.1 Receive Line Coding (E1)

The HDB3 line code or the AMI coding is provided for the data received from the ternary or the dual-rail interface. In case of the optical interface a selection between the NRZ code and the CMI Code (1T2B) with HDB3 or AMI postprocessing is provided. If CMI code is selected the receive route clock is recovered from the data stream. The CMI decoder does not correct any errors. For NRZ coding, data is latched with the falling edge of signal RCLKI. The HDB3 code is used along with double violation detection or extended code violation detection (selectable by FMR0.EXZE)). In AMI code all code violations are detected. The detected errors increment the code violation counter (16 bits length).

When using the optical interface with NRZ coding, the decoder is bypassed and no code violations are detected. The signal at the ternary interface is received at both ends of a transformer.

# 4.1.2 Loss-of-Signal Detection (E1)

There are different definitions for detecting Loss-Of-Signal (LOS) alarms in the ITU-T G.775 and ETS 300233. The OctalFALC<sup>TM</sup> covers all these standards. The LOS indication is performed by generating an interrupt (if not masked) and activating a status bit. Additionally a LOS status change interrupt is programmable by using register GCR.SCI.

- Detection: An alarm is generated if the incoming data stream has no pulses (no transitions) for a certain number (N) of consecutive pulse periods. "No pulse" in the digital receive interface means a logical zero on pins RDIP/RDIN/ROID. A pulse with an amplitude less than Q dB below nominal is the criteria for "no pulse" in the analog receive interface (LIM1.DRS = '0') (LIM1\_E). The receive signal level Q is programmable by three control bits LIM1.RIL(2:0) see Table 139. The number N can be set by an 8-bit register (PCD). The contents of the PCD register is multiplied by 16, which results in the number of pulse periods, i.e. the time which has to suspend until the alarm has to be detected. The programmable range is 16 to 4096 pulse periods. ETS300233 requires detection intervals of at least 1 ms. This time period results always in a LFA (Loss of Frame Alignment) before a LOS is detected.
- Recovery: In general the recovery procedure starts after detecting a logical one (digital receive interface) or a pulse (analog receive interface) with an amplitude more than Q dB (defined by LIM1.RIL(2:0)) of the nominal pulse. The value in the 8-bit register PCR defines the number of pulses (1 to 255) to clear the LOS alarm.

If a loss-of-signal condition is detected in long-haul mode, the data stream can optionally be cleared automatically to avoid bit errors before LOS is indicated. The Selection is done by LIM1.CLOS =  $1^{\circ}$ .

# 4.1.3 Receive Jitter Attenuation Performance (E1)

The jitter attenuator meets the jitter transfer requirements of the ITU-T I.431 and G.735 to 739 (refer to Figure 35)







Figure 35 **Jitter Attenuation Performance (E1)** 

Also the requirements of ETSI TBR12/13 are satisfied. Insuring adequate margin against TBR12/13 output jitter limit with 15 UI input at 20 Hz the DCO-R circuitry starts jitter attenuation at about 2 Hz.

#### 4.1.4 **Jitter Tolerance (E1)**

The OctalFALC<sup>™</sup> receiver's tolerance to input jitter complies with ITU for CEPT applications.

Figure 36 shows the curves of different input jitter specifications stated below as well as the OctalFALC<sup>™</sup> performance.



116

Figure 36 **Jitter Tolerance (E1)** 



# 4.1.5 Output Jitter (E1)

In the absence of any input jitter the OctalFALC<sup>™</sup> generates the intrinsic output jitter, which is specified in the **Table 28** below.

#### Table 28Output Jitter (E1)

Specification	Measurer	Measurement Filter Bandwidth						
	Lower Cutoff	Upper Cutoff	[UI peak to peak]					
ITU-T I.431	20 Hz	100 kHz	< 0.015					
	700 Hz	100 kHz	< 0.015					
ETSI TBR 12	40 Hz	100 kHz	< 0.11					

# 4.1.6 Framer/Synchronizer (E1)

The following functions are performed:

- Synchronization on pulse frame and multiframe
- Error indication when synchronization is lost. In this case, AIS is sent automatically to the system side and remote alarm is sent to the remote end if enabled.
- Initiating and controlling of re synchronization after reaching the asynchronous state. This can be done
  automatically by the OctalFALC<sup>TM</sup> or user controlled over the asynchronous, SPI or SCI interface.
- Detection of remote alarm indication from the incoming data stream.
- Separation of service bits and data link bits. This information is stored in status registers.
- Generation of various maskable interrupt statuses of the receiver functions.
- Generation of control signals to synchronize the CRC checker, and the receive elastic buffer.

If programmed and applicable to the selected multiframe format, CRC checking of the incoming data stream is done by generating check bits for a CRC submultiframe according to the CRC4 procedure (refer to ITU-T G.704). These bits are compared with those check bits that are received during the next CRC submultiframe. If there is at least one mismatch, the CRC error counter (16 bit) is incremented.

# 4.1.7 Receive Elastic Buffer (E1)

The received bit stream is stored in the receive elastic buffer, see **Figure 21**. The size of the elastic buffer can be configured independently for the receive and transmit direction. Programming of the receive buffer size is done by SIC1.RBS(1:0):

- RBS(1:0) = ´00<sub>b</sub>´: two frame buffer or 512 bits. Maximum of wander amplitude (peak-to-peak): 190 UI (1 UI = 488 ns). Average delay after performing a slip: 1 frame or 256 bits
- RBS(1:0) = '01<sub>b</sub>': one frame buffer or 256 bits. Maximum of wander amplitude: 100 UI. Average delay after performing a slip: 128 bits,
- RBS(1:0) = '10<sub>b</sub>': short buffer or 96 bits. Maximum of wander amplitude: 38 UI. Average delay after performing a slip: 48 bits,
- $RBS(1:0) = (11_b)$ : Bypass of the receive elastic buffer

The functions are:

- Clock adoption between system clock (SCLKR) and internally generated route clock (recovered line clock), see Chapter 3.6.5.
- Compensation of input wander and jitter.
- Frame alignment between system frame and receive route frame
- Reporting and controlling of slips

Controlled by special signals generated by the receiver, the unipolar bit stream is converted into bit-parallel data which is circularly written to the elastic buffer using internally generated receive route clock.

Writing of received data from the line is controlled by the internally generated route clock (recovered line clock).

Reading of stored data is controlled either by the system clock sourced by SCLKR or by the DCO-R of the receive jitter attenuator and the synchronization pulse (SYPR) together with the programmed offset values for the receive time slot/clock slot counters. After conversion into a serial data stream, the data is given out on port RDO. If the



receive buffer is bypassed programming of the time slot offset is disabled and data is clocked off with internally generated route clock (recovered line clock) instead of SCLKR.

In one frame or short buffer mode the delay through the receive buffer is reduced to an average delay of 128 or 46 bits. In bypass mode the time slot assigner is disabled. In this case SYPR programmed as input is ignored. Slips are performed in all buffer modes except the bypass mode. After a slip is detected the read pointer is adjusted to one half of the current buffer size.

The following table gives an overview of the receive buffer operating mode.

Buffer Size (SIC1.RBS(1:0))	TS Offset Programming (RC(1:0)) + SYPR = input	Slip Performance
Bypass <sup>1)</sup>	Disabled Recommended: SYPR = output	No
Short buffer	Not recommended, Recommended: SYPR = output	Yes
1 frame	Not recommended, Recommended: SYPR = output	Yes
2 frames	Enabled	Yes

 Table 29
 Receive Buffer Operating Modes (E1)

1) In bypass mode the clock provided on pin SCLKR is ignored. Clocking is done with RCLK.

In single frame mode (SIC1.RBS), values of receive time slot offset (RC(1:0)) have to be specified large enough to prevent approach of frame begin on the line side and frame begin on the system side.

**Figure 37** gives an idea of operation of the receive elastic buffer: A slip condition is detected when the write pointer (W) and the read pointer (R) of the memory are nearly coincident, i.e. the read pointer is within the slip limits (S +, S –). If a slip condition is detected, a negative slip (one frame or one half of the current buffer size is skipped) or a positive slip (one frame or one half of the current buffer size is read out twice) is performed at the system interface, depending on the difference between RCLK and the current working clock of the receive backplane interface. I.e. on the position of pointer R and W within the memory. A positive/negative slip is indicated in the interrupt status bits ISR3.RSP and ISR3.RSN.




Figure 37 The Receive Elastic Buffer as Circularly Organized Memory



# 4.2 Transmit Path (E1)

An overview of the transmit path of one channel of the OctalFALC<sup>™</sup> for all modes is given in **Figure 29**. Only special E1 functionalities are described in this chapter.

# 4.2.1 Transmit Elastic Buffer (E1)

The received bit stream from pin XDI is optionally stored in the transmit elastic buffer, see **Figure 29**. The memory is organized as the receive elastic buffer. The functions are the same as for the receive side. Programming of the transmit buffer size is done by SIC1.XBS1/0:

- $XBS(1:0) = (00_{b})$ : Bypass of the transmit elastic buffer
- XBS(1:0) = '01<sub>b</sub>': one frame buffer or 256 bits Maximum of wander amplitude (peak-to-peak): 100 UI (one UI = 488 ns) average delay after performing a slip: 128 bits
- XBS(1:0) = '10<sub>b</sub>': two frame buffer or 512 bits Maximum of wander amplitude: 190 UI average delay after performing a slip: 1 frame or 256 bits
- XBS(1:0) = '11<sub>b</sub>': short buffer or 92 bits: Maximum of wander amplitude: 18 us average delay after performing a slip: 46 bits

The functions of the transmit buffer are:

- Clock adoption between system clock (SCLKX) and internally generated transmit route clock (XCLK), see Chapter 3.7.4.
- Compensation of input wander and jitter.
- Frame alignment between system frame and transmit route frame
- Reporting and controlling of slips

Writing of received data from XDI is controlled by SCLKX/R and SYPX/XMFS in combination with the programmed offset values for the transmit time slot/clock slot counters.

Reading of stored data is controlled by the clock generated either by the DCO-X circuitry or the externally generated TCLK and the transmit framer. With the de-jittered clock data is read from the transmit elastic buffer and are forwarded to the transmitter. Reporting and controlling of slips is done according to the receive direction. Positive/negative slips are reported in interrupt status bits ISR4.XSP and ISR4.XSN. If the transmit buffer is bypassed data is directly transferred to the transmitter.

The following table gives an overview of the transmit buffer operating modes.

SIC1.XBS(1:0)	Buffer Size	TS Offset Programming	Slip Performance
00	Bypass	Enabled	No
11	Short buffer	Enabled	Yes
01	1 frame	Enabled	Yes
10	2 frames	Enabled	Yes

#### Table 30 Transmit Buffer Operating Modes (E1)

# 4.3 Signaling Controller (E1)

The signaling controller can be programmed to operate in various signaling modes. The OctalFALC<sup>™</sup> performs the following signaling and data link methods.

# 4.3.1 HDLC or LAPD Access (E1)

The OctalFALC<sup>™</sup> offers three independent HDLC controllers for each of the eight channels. All of them provide the following features:

- Receive FIFO for each channel, configurable up to 128 byte, see also Chapter 3.4.3
- 128 byte transmit FIFO for each channel
- Transmission in one of 31 time slots (time slot number programmable for each channel individually)
- Transmission in even frames only, odd frames only or both (programmable for each channel individually)



- Bit positions to be used in selected time slots are maskable (any bit position can be enabled for each channel individually)
- HDLC or transparent mode
- Flag detection
- CRC checking
- Bit-stuffing
- Flexible address recognition (1 byte, 2 bytes)
- C/R-bit processing (according to LAPD protocol)

In addition to this, HDLC channel 1 provides:

- SS7 support
- BOM (bit oriented message) support
- Use of time slot 0 (up to 32 time slots)
- Use of S<sub>a</sub>-bits
- Flexibility to insert and extract data during certain time slots, any combination of time slots can be programmed independently for the receive and transmit direction

The receive FIFO structure is described in Chapter 3.4.3.

Each of these HDLC controllers can be attached to either the line side (so called as "standard configuration", see **Figure 38**) or the system side ("inverse configuration", see **Figure 39**). Inverse HDLC mode is selected by setting MODE.HDLCI = '1', MODE2.HDLCI2 = '1' or MODE3.HDLCI3 = '1' (for each of the three HDLC controllers and each of the eight E1/T1/J1 ports individually).




Figure 38 HDLC Controller Standard Configuration




Figure 39 HDLC Controller Inverse Configuration

Each HDLC controller can be reset individually without disturbing the transmission on the remaining channels. Use CMDR.SRES for HDLC channel 1, CMDR3.SRES2 for HDLC channel 2 and CMDR4.SRES3 for HDLC channel 3, respectively.

Note that CMDR.RRES resets the whole RX path and therefor all HDLC channels.

After a XDU interrupt on a HDLC controller, the appropriate transmit signaling controller must be reset.

After an RDO interrupt on a HDLC controller, the receive HDLC controller needs no reset. So a receive HDLC controller reset per channel is not necessary.



In case of common channel signaling the signaling procedure HDLC/SDLC or LAPD according to Q.921 is supported. The signaling controller of the OctalFALC<sup>TM</sup> performs the flag detection, CRC checking, address comparison and zero-bit removing. The received data flow and the address recognition features can be performed in very flexible way, to satisfy almost any practical requirements. Depending on the selected address mode, the OctalFALC<sup>TM</sup> performs a 1 or 2-byte address recognition. If a 2-byte address field is selected, the high address byte is compared with the fixed value 'FE<sub>H</sub>' or 'FC<sub>H</sub>' (group address) as well as with two individually programmable values in RAH1 and RAH2 registers. According to the ISDN LAPD protocol, bit 1 of the high byte address is interpreted as command/response bit (C/R) and is excluded from the address comparison. Buffering of receive data is done in a 128 byte deep RFIFO. In signaling controller transparent mode, fully transparent data reception without HDLC framing is performed, i.e. without flag recognition, CRC checking or bit stuffing. This allows user specific protocol variations.

The transmit signaling controller of the OctalFALC<sup>™</sup> performs the flag generation, CRC generation, zero-bit stuffing and programmable idle code generation. Buffering of transmit data is done in the 128 byte deep XFIFO. The signaling information is internally multiplexed with the data applied to port XDI or XSIG. In signaling controller transparent mode, fully transparent data transmission without HDLC framing is performed. Optionally the OctalFALC<sup>™</sup> supports the continuous transmission of the XFIFO contents. The OctalFALC<sup>™</sup> offers the flexibility to insert data during certain time slots. Any combinations of time slots can be programmed separately for the receive and transmit direction if using HDLC channel 1. HDLC channel 2 and 3 support one programmable time slot common for receive and transmit direction each.

# 4.3.2 Support of Signaling System #7 (E1)

HDLC controller 1 of each of the eight channels of the OctalFALC<sup>TM</sup> supports the signaling system #7 (SS7) which is described in ITU-Q.703. The following description assumes, that the reader is familiar with the SS7 protocol definition.


SS7 support must be activated by configuring the register bits MODE.MDS(3:0), see **MODE\_E**. The SS7 protocol is supported by the following hardware features in receive mode:

- All Signaling Units (SU) are stored in the receive FIFO (RFIFO)
- Detecting of flags from the incoming data stream
- Bit stuffing (zero deletion)
- · Checking of seven or more consecutive ones in the receive data stream
- Checking if the received Signaling Unit is a multiple of eight bits and at least six octets including the opening flag
- Calculation of the CRC16 checksum: In receive direction the calculated checksum is compared to the received one; errors are reported in register RSIS.
- Checking if the signal information field of a received signaling unit consists of more than 272 octets, in this case the current signaling unit is discarded.

In order to reduce the microprocessor load, fill In signaling units (FISUs) are processed automatically. By examining the length indicator of a received signal unit the OctalFALC<sup>TM</sup> decides whether a FISU has been received. Consecutively received FISUs are compared and optionally not stored in the receive FIFO (RFIFO), if the contents is equal to the previous one. The same applies to link status signaling units, if bit CCR5.CSF (**CCR5\_E**) is set. The different types of signaling units as message signaling unit (MSU), link status signaling unit (LSSU) and fill in signaling units (FISU) are indicated in the RSIS register, which is automatically added to the RFIFO with each received signaling unit. The complete signaling unit except start and end flags is stored in the receive FIFO. The functions of bits CCR2.RCRC and CCR2.RADD are still valid in SS7 mode (**CCR2\_E**). Errored signaling units are handled automatically according to ITU-T Q.703 as shown in **Figure 40**. SU counter (su) and errored SU counter ( $C_s$ ) are reset by setting CMDR2.RSUC. The error threshold T can be selected to be 64 (default) or 32 by setting/clearing bit CCR5.SUET (**CCR5\_E**). If the defined error limit is exceeded, an interrupt (ISR1.SUEX) is generated, if not masked by IMR1.SUEX = '1' (**ISR1\_E**).

Note: If SUEX is caused by an aborted/invalid frame, the interrupt will be issued regularly until a valid frame is received (e.g. a FISU).





#### Figure 40 Automatic Handling of Errored Signaling Units

The SS7 protocol is supported by the following hardware features in transmit direction:

- Transmission of flags at the beginning of each Signaling Unit
- Bit stuffing (zero insertion)
- Calculation of the CRC16 checksum: The transmitter adds the checksum to each Signaling Unit.

Each Signaling Unit written to the transmit FIFO (XFIFO) is sent once or repeatedly including flags, CRC checksum and stuffed bits. After e.g. an MSU has been transmitted completely, the OctalFALC<sup>™</sup> optionally starts sending of FISUs containing the forward sequence number (FSN) and the backward sequence number (BSN) of the previously transmitted Signaling Unit. Setting bit CCR5.AFX causes Fill In Signaling Units (FISUs) to be sent continuously, if no HDLC or Signaling Unit (SU) is to be transmitted from XFIFO. During update of XFIFO, automatic transmission is interrupted and resumed after update is completed. The internally generated FISUs contain FSN and BSN of the last transmitted Signaling Unit written to XFIFO.

Using CMDR.XREP = '1', the contents of XFIFO can be sent continuously. Clearing of CMDR.XREP stops the automatic repetition of transmission. This function is also available for HDLC frames, so no flag generation, CRC byte generation and bit stuffing is necessary. Example: After an MSU has been sent repetitively and XREP has been cleared, FISUs are sent automatically.

Whether a repetitive transmission is currently ongoing can be monitored in SIS.XREP. During a repetitive transmission a write operation to CMDR with CMDR.XREP =  $(1)^{1}$  will not interrupt the repetitive transmission.



# 4.3.3 S<sub>a</sub>-Bit Access in Receive Direction (E1)

The OctalFALC<sup>TM</sup> supports the S<sub>a</sub>-bit signaling of time slot 0 of every other frame as follows:

- The access through register RSW
- The access through registers RSA(8:4), capable of storing the information for a complete multiframe
- The access through the up to 128 byte (user) deep receive FIFO of the signaling controller of HDLC channel 1. This S<sub>a</sub>-bit access gives the opportunity to receive a transparent bit stream as well as HDLC frames where the signaling controller automatically processes the HDLC protocol. Any combination of S<sub>a</sub>-bits which shall be extracted and stored in the RFIFO is selected by XC0.SA(8:4). The access to the RFIFO is supported by ISR0.RME/RPF.

# 4.3.4 S<sub>a</sub>-Bit Access in Transmit Direction (E1)

The OctalFALC<sup>TM</sup> supports the S<sub>a</sub>-bit signaling of time slot 0 of every other frame as follows:

- The access through register XSW
- The access through registers XSA(8:4), capable of storing the information for a complete multiframe
- The access through the up to 128 byte (user) deep XFIFO of the signaling controller (HDLC channel 1 only)

This  $S_a$ -bit access gives the opportunity to transparent a bit stream as well as HDLC frames where the signaling controller automatically processes the HDLC protocol. Any combination of  $S_a$ -bits which shall be inserted in the outgoing data stream can be selected by XC0.SA(8:4).

# 4.3.5 Channel Associated Signaling CAS (E1)

The channel associated signaling (CAS) information is carried on the line in time slot 16 (TS16). CAS operation mode of the OctalFALC<sup>™</sup> is enabled in E1 mode by setting of register bit XSP.CASEN. Two basic modes can be select for receive and transmit direction independent from another:.

- Serial CAS: If RSIG is configured on one of the receive multifunction ports RPA, RPB or RPC (see Chapter 3.8), the received CAS information is given out on RSIG automatically, see Chapter 4.3.5.1. The CAS information is also stored in registers RS(16:1) aligned to the CAS multiframe boundary. If XSIG is configured on one of the multifunction ports XPA or XPB, the transmitted CAS information is taken from XSIG automatically and the information in the registers XS(16:1) is ignored, see Chapter 4.3.5.2
- Parallel CAS: If RSIG is **not** configured on one of the multifunction ports RPA, RPB or RPC, the received CAS information is stored in registers RS(16:1) aligned to the CAS multiframe boundary, see Chapter 4.3.5.3. If XSIG is not configured on one of the multifunction ports XPA or XPB, the transmitted CAS information is taken from the registers XS(16:1), see Chapter 4.3.5.4.

# 4.3.5.1 Serial Receive CAS (E1)

The complete received CAS multiframe is output on pin RSIG. The signaling data is clocked with the working clock of the receive highway (SCLKR) together with the receive synchronization pulse (SYPR), see Chapter 4.6. Data on RSIG is transmitted in the last 4 bits per time slot and is aligned to the data on RDO. The first 4 bits per time slot can be optionally fixed high or low (SIC2.SSF), except for time slot 0 and 16 (bit 1 to 4 are always "0000" in TS16). In time slot 0 the FAS/NFAS word is transmitted, in time slot 16 the CAS multiframe pattern "0000XYXX". Data on RSIG is only valid if the freeze signaling status is inactive. With FMR1.SAIS an all-ones data stream can be transmitted on RDO and RSIG. The signaling procedure is done as it is described in ITU-T G.704 and G.732. The main functions are:

- Synchronization to a CAS multiframe
- Detection of AIS and remote alarm in CAS multiframes
- Separation of CAS service bits X1 to X3

Updating of the received signaling information is controlled by the freeze signaling status. The freeze signaling status is automatically activated if a loss-of-signal (FRS0.LOS = (1)), or a loss of CAS multiframe alignment (FRS1.TSL16LFA = (1)) or a receive slip occurs. The current freeze status is output on port FREEZE (RPA, RPB or RPC) and indicated by register SIS.SFS. Optionally automatic freeze signaling can be disabled by setting bit SIC3.DAF.



After CAS resynchronization an interrupt is generated. Because at this time the signaling is still frozen, CAS data is not valid yet. Readout of CAS data has to be delayed until the next CAS multiframe is received.

Because the CAS controller is working on the system interface (pcm highway) side of the receive buffer, slips disturb the CAS data.




Figure 41 2.048 MHz Receive Signaling Highway (E1)

# 4.3.5.2 Serial Transmit CAS (E1)

In serial CAS mode the signaling data received on port XSIG is sampled with the working clock of the transmit system interface (SCLKX) in combination with the transmit synchronization pulse (SYPX), see Chapter 4.6. Data on XSIG is latched in the bit positions 5 to 8 per time slot, bits 1 to 4 are ignored. Time slots 0 and 16 are sampled completely (bit 1 to 8). The received CAS multiframe is inserted frame aligned into the data stream on XDI and must be valid during the last frame of a multiframe if CRC4/multiframe mode is selected. The CAS multiframe is aligned to the CRC4-multiframe; other frames are ignored. Data sourced by the internal signaling controller ( $\mu$ P access mode) overwrites the external signaling data.

If the OctalFALC<sup>TM</sup> is configured for no signaling, the system interface data stream passes through the OctalFALC<sup>TM</sup> undisturbed.

Note: CAS data on XSIG is read in the last frame of a multiframe only and ignored in all other frames.






Figure 42 2.048 MHz Transmit Signaling Highway (E1)

# 4.3.5.3 Parallel Receive CAS (E1)

Received CAS information is stored in registers RS(16:1) (**RS1\_E**) aligned to the CAS multiframe boundary. So the CAS information is accessible by the micro controller over the asynchronous, the SPI or the SCI interface.

The signaling procedure is done as it is described in ITU-T G.704 and G.732. The main functions are:

- Synchronization to a CAS multiframe
- Detection of AIS and remote alarm in CAS multiframes
- Separation of CAS service bits X1 to X3
- Storing of received signaling data in registers RS(16:1) with last look capability

Updating of the received signaling information is controlled by the freeze signaling status. The freeze signaling status is automatically activated if a loss-of-signal (FRS0.LOS = '1'), or a loss of CAS multiframe alignment (FRS1.TSL16LFA = '1') or a receive slip occurs. The current freeze status is output on port FREEZE (RPA, RPB or RPC) and indicated by register SIS.SFS. Optionally automatic freeze signaling can be disabled by setting bit SIC3.DAF. If SIS.SFS is active, updating of the registers RS(16:1) is disabled.

To relieve the micro controller load from always reading the complete RS(16:1) buffer every 2 ms the OctalFALC<sup>TM</sup> notifies the micro controller through interrupt ISR0.CASC only when signaling changes from one multiframe to the next. Additionally the OctalFALC<sup>TM</sup> generates a receive signaling data change pointer (RSP(1:2)) which directly points to the updated RS(16:1) register.

Because the CAS controller is working on the system interface (pcm highway) side of the receive buffer, slips disturb the CAS data.

# 4.3.5.4 Parallel Transmit CAS (E1)

The CAS information is taken from the registers XS(16:1) (XS1\_E) and is transmitted on a multiframe boundary in time slot 16. So the CAS information is controllable by the micro controller over the asynchronous, the SPI or the SCI interface. The signaling controller inserts the bit stream on the transmit line side.

If the OctalFALC<sup>™</sup> is configured for no signaling, the system interface data stream passes the OctalFALC<sup>™</sup> undisturbed.

# 4.4 Framer Operating Modes (E1)



# 4.4.1 General (E1)

The general parameters are

Bit: FMR1.PMOD	:	0
PCM line bit rate	:	2.048 Mbit/s
Single frame length	:	256 bit, No. 1256
Framing frequency	:	8 kHz
HDLC controller	:	n x 64 kbit/s, n = 1 to 32 or n x 4 kbit/s, n = 1 to 5
Organization	:	32 time slots, No. 031 with 8 bits each, No. 18

The operating mode of the OctalFALC<sup>™</sup> is selected by programming the carrier data rate and characteristics, line code, multiframe structure, and signaling scheme.

The OctalFALC<sup>TM</sup> implements all of the standard framing structures for E1 or PCM 30 (CEPT, 2.048 Mbit/s) carriers. The internal HDLC or CAS controller supports all signaling procedures including signaling frame synchronization/synthesis and signaling alarm detection in all framing formats. The time slot assignment from the PCM line to the system highway and vice versa is performed without any changes of numbering (TS0  $\leftrightarrow$  TS0, ..., TS31  $\leftrightarrow$  TS31).

#### Summary of supported E1 Framing Modes

- Doubleframe format according to ITU-T G. 704
- Multiframe format according to ITU-T G. 704
- CRC4 processing according to ITU-T G. 706
- Multiframe format with CRC4 to non CRC4 interworking according to ITU-T G. 706
- Multiframe format with modified CRC4 to non CRC4 interworking
- Multiframe format with CRC4 performance monitoring

After reset, the OctalFALC<sup>TM</sup> is switched into doubleframe format automatically. Switching between the framing formats is done by programming bits FMR2.RFS(1:0) and FMR3.EXTIW for the receiver and FMR1.XFS for the transmitter.

# 4.4.2 Doubleframe Format (E1)

The framing structure is defined by the contents of time slot 0 (refer to Table 31).

Bit Alternate Number Frames	1	2	3	4	5	6	7	8
Frame Containing the	S <sub>i</sub>	0	0	1	1	0	1	1
Frame Alignment Signal	1)	Frame Alignment Signal						
Frame not Containing the Frame	Si	1	А	S <sub>a4</sub>	S <sub>a5</sub>	S <sub>a6</sub>	S <sub>a7</sub>	S <sub>a8</sub>
Alignment Signal or Service Word	1)	2)	3)	4)				

#### Table 31Allocation of Bits 1 to 8 of Time Slot 0 (E1)

1) S<sub>i</sub>-bits: reserved for international use. If not used, these bits should be fixed to "1". Access to received information trough bits RSW.RSI and RSP.RSIF. Transmission is enabled by bits XSW.XSIS and XSP.XSIF.

2) Fixed to "1". Used for synchronization.

3) Remote alarm indication: In undisturbed operation "0"; in alarm condition "1".

4) S<sub>a</sub>-bits: Reserved for national use. If not used, they should be fixed at "1". Access to received information trough bits RSW.RY0...4. Transmission is enabled by bits XSW.XY0...4. HDLC signaling in bits S<sub>a</sub>4 to 8 is selectable. As a special extension for double frame format, the S<sub>a</sub>-bit registers RSA4 to 8/XSA4 to 8 can be used optionally.



# 4.4.2.1 Transmit Transparent Modes (E1)

In transmit direction, contents of time slot 0 frame alignment signal of the outgoing PCM frame are normally generated by the OctalFALC<sup>TM</sup>. However, transparency for the complete time slot 0 can be achieved by selecting the transparent mode XSP.TT0. With the Transparent Service Word Mask register TSWM the S<sub>i</sub>-bits, A-bit and the S<sub>a</sub>-bits can be selectively switched through transparently.

#### Table 32 Transmit Transparent Mode (Doubleframe E1)

Transmit Transparent Source for				
Enabled by	Framing	A-Bit	S <sub>a</sub> -Bits	S <sub>i</sub> -Bits
– XSP.TT0 TSWM.TSIF TSWM.TSIS TSWM.TRA TSWM.TSA(8:4)	(int. gen.) via pin XDI <sup>1)</sup> (int. gen.) (int. gen.) (int. gen.) (int. gen.)	XSW.XRA <sup>2)</sup> via pin XDI XSW.XRA XSW.XRA via pin XDI XSW.XRA	XSW.XY04 <sup>3)</sup> via pin XDI XSW.XY04 XSW.XY04 XSW.XY04 via pin XDI	XSW.XSIS, XSP.XSIF via pin XDI via pin XDI via pin XDI XSW.XSIS, XSP.XSIF XSW.XSIS, XSP.XSIF

1) Pin XDI or XSIG or XFIFO buffer (signaling controller)

2) Additionally, automatic transmission of the A-bit is selectable.

3) As a special extension for double frame format, the  $S_a$ -bit register can be used optionally.

# 4.4.2.2 Synchronization Procedure (E1)

Synchronization status is reported by bit FRS0.LFA. Framing errors are counted by the Framing Error Counter (FEC). Asynchronous state is reached after detecting 3 or 4 consecutive incorrect FAS words or 3 or 4 consecutive incorrect service words (bit 2 = 0 in time slot 0 of every other frame not containing the frame alignment word), the selection is done by bit RC0.ASY4. Additionally, the service word condition can be disabled. When the framer lost its synchronization an interrupt status bit ISR2.LFA is generated.

In asynchronous state, counting of framing errors and detection of remote alarm is stopped. AIS is automatically sent to the backplane interface (can be disabled by bit FMR2.DAIS).

Further on the updating of the registers RSW, RSP, RSA(8:4), RSA6S and RS(16:1) is halted (remote alarm indication,  $S_a/S_i$ -Bit access).

The resynchronization procedure starts automatically after reaching the asynchronous state. Additionally, it can be invoked user controlled by bit FMR0.FRS (force resynchronization, the FAS word detection is interrupted until the framer is in the asynchronous state. After that, resynchronization starts automatically).

Synchronous state is established after detecting:

- A correct FAS word in frame n,
- The presence of the correct service word (bit 2 = '1') in frame n + 1,
- A correct FAS word in frame n + 2.

If the service word in frame n + 1 or the FAS word in frame n + 2 or both are not found searching for the next FAS word starts in frame n + 2 just after the previous frame alignment signal.

Reaching the synchronous state causes a frame alignment recovery interrupt status ISR2.FAR if enabled. Undisturbed operation starts with the beginning of the next doubleframe.

# 4.4.2.3 A-Bit Access (E1)

If the OctalFALC<sup>™</sup> detects a remote alarm indication in the received data stream the interrupt status bit ISR2.RA is set. With setting of bit XSW.XRA a remote alarm (RAI) is sent to the far end.

By setting FMR2.AXRA the OctalFALC<sup>TM</sup> automatically transmit the remote alarm bit =  $1^{1}$  in the outgoing data stream if the receiver detects a loss of frame alignment FRS0.LFA =  $1^{1}$ . If the receiver is in synchronous state FRS0.LFA =  $1^{1}$  the remote alarm bit is reset.

Note: The A-bit can be processed by the system interface. Setting bit TSWM.TRA enables transparency for the Abit in transmit direction (refer to **Table 31**).



# 4.4.2.4 S<sub>a</sub>-Bit Access (E1)

As an extension for access to the  $S_a$ -bits through registers RSA(8:4) and XSA(8:4) an option is implemented to allow the usage of internal  $S_a$ -bit registers RSA(8:4) and XSA(8:4) in doubleframe format.

This function is enabled by setting FMR1.ENSA =  $1^{\circ}$  for the transmitter and FMR1.RFS(1:0) =  $01_{b}$  for the receiver. In this case the OctalFALC<sup>TM</sup> internally works with a 16-frame structure but no CRC multiframe alignment/generation is performed.

# 4.4.3 CRC-Multiframe (E1)

The multiframe structure shown in **Table 33** is enabled by setting bit: FMR2.RFS(1:0) for the receiver and FMR1.XFS for the transmitter.

Multiframe		2 submultiframes = 2 x 8 frames
Watthante	•	
Frame alignment	:	refer to section Doubleframe Format
Multiframe alignment	:	bit 1 of frames 1, 3, 5, 7, 9, 11 with the pattern " $001011_b$ "
CRC bits	:	bit 1 of frames 0, 2, 4, 6, 8, 10, 12, 14
CRC block size	:	2048 bit (length of a submultiframe)
CRC procedure	:	CRC4, according to ITU-T G.704 and G.706

	Sub- Multiframe	Frame Number	Bits 1 to 8 of the Frame							
			1	2	3	4	5	6	7	8
Multiframe	1	0	C <sub>1</sub>	0	0	1	1	0	1	1
		1	0	1	A	S <sub>a4</sub>	$S_{a5}$	$S_{a61}$	S <sub>a7</sub>	S <sub>a8</sub>
		2	$C_2$	0	0	1	1	0	1	1
		3	0	1	Α	$S_{a4}$	$S_{a5}$	$S_{a62}$	$S_{a7}$	S <sub>a8</sub>
		4	C <sub>3</sub>	0	0	1	1	0	1	1
		5	1	1	Α	$S_{a4}$	$S_{a5}$	$S_{a6}$	$S_{a7}$	S <sub>a8</sub>
		6	$C_4$	0	0	1	1	0	1	1
		7	0	1	А	$S_{a4}$	$S_{a5}$	$S_{a64}$	$S_{a7}$	S <sub>a8</sub>
	П	8	C <sub>1</sub>	0	0	1	1	0	1	1
		9	1	1	Α	$S_{a4}$	$S_{a5}$	$S_{a61}$	S <sub>a7</sub>	S <sub>a8</sub>
		10	$C_2$	0	0	1	1	0	1	1
		11	1	1	A	$S_{a4}$	$S_{a5}$	$S_{a62}$	S <sub>a7</sub>	S <sub>a8</sub>
		12	C <sub>3</sub>	0	0	1	1	0	1	1
		13	Ē	1	Α	$S_{a4}$	$S_{a5}$	$S_{a63}$	S <sub>a7</sub>	S <sub>a8</sub>
		14	$C_4$	0	0	1	1	0	1	1
		15	E	1	Α	$S_{a4}$	$S_{a5}$	$S_{a64}$	$S_{a7}$	S <sub>a8</sub>

#### Table 33 CRC-Multiframe Structure (E1)

E: Spare bits for international use. Access to received information through bits RSP.RS13 and RSP.RS15. Transmission is enabled by register bits XSP.XS13 and XSP.XS15. Additionally, automatic transmission for submultifame error indication is selectable.

 $S_a$ : Spare bits for national use. Additionally,  $S_a$  bit access through registers RSA(8:4) and XSA(8:4) is provided. HDLC signaling in bits  $S_a(8:4)$  is selectable.

C1 ...C4: Cyclic redundancy check bits

A: Remote alarm indication. Additionally, automatic transmission of the A-bit is selectable.

For transmit direction, contents of time slot 0 are additionally determined by the selected transparent mode.



Transmit Transparent Source for				
Enabled by	Framing + CRC	A-Bit	S <sub>a</sub> -Bits	E-Bits
_	(int. gen.)	XSW.XRA <sup>2)</sup>	XSW.XY0 4 <sup>3)</sup>	XSP.XS13/XS15 <sup>4)</sup>
XSP.TT0	Via pin XDI <sup>1)</sup>	Via pin XDI	Via pin XDI	Via pin XDI
TSWM.TSIF	Via pin XDI	XSW.XRA <sup>1)</sup>	XSW.XY0 4 <sup>2)</sup>	(int. generated)
TSWM.TSIS	Via pin XDI	XSW. XRA <sup>1)</sup>	XSW.XY0 4 <sup>2)</sup>	Via pin XDI
TSWM.TRA	(int. gen.)	Via pin XDI	XSW.XY0 4 <sup>2)</sup>	XSP.XS13/XS15 <sup>3)</sup>
TSWM.TSA(8:4)	(int. gen.)	XSW.XRA <sup>1)</sup>	Via pin XDI	XSP.XS13/XS15 <sup>3)</sup>

#### Table 34 Transmit Transparent Mode (CRC Multiframe E1)

1) Pin XDI or XSIG or XFIFO buffer (signaling controller)

2) Automatic transmission of the A-bit is selectable

3) The  $S_a$ -bit register XSA(8:4) can be used optionally

4) Additionally, automatic transmission of submultiframe error indication is selectable

The CRC procedure is automatically invoked when the multiframe structure is enabled. CRC errors in the received data stream are counted by the 16-bit CRC Error Counter CEC (one error per submultiframe, maximum).

Additionally a CRC4 error interrupt status ISR0.CRC4 is generated if enabled by IMR0.CRC4.

All CRC bits of one outgoing submultiframe are automatically inverted in case a CRC error is flagged for the previous received submultiframe. This function is enabled by bit RC0.CRCI. Setting of bit RC0.XCRCI inverts the CRC bits before transmission to the distant end. The function of RC0.XCRCI and RC0.CRCI are logically ored.

# 4.4.3.1 Synchronization Procedure (E1)

Multiframe alignment is assumed to have been lost if doubleframe alignment has been lost (flagged on status bit FRS0.LFA). The rising edge of this bit causes an interrupt.

The multiframe resynchronization procedure starts when Doubleframe alignment has been regained which is indicated by an interrupt status bit ISR2.FAR. For Doubleframe synchronization refer to section Doubleframe Format. It is also be invoked by the user by setting

- Bit FMR0.FRS for complete doubleframe **and** multiframe resynchronization
- Bit FMR1.MFCS for multiframe resynchronization only.

The CRC checking mechanism is enabled after the first correct multiframe pattern has been found. However, CRC errors are not counted in asynchronous state.

In doubleframe asynchronous state, counting of framing errors, CRC4 bit errors and detection of remote alarm is stopped. AIS is automatically sent to the backplane interface (can be disabled by bit FMR2.DAIS). Further on the updating of the registers RSW, RSP, RSA(8:4), RSA6S and RS(16:1) is halted (remote alarm indication,  $S_a/S_i$ -bit access).

The multiframe synchronous state is established after detecting two correct multiframe alignment signals at an interval of n x 2 ms (n = 1, 2, 3 ...). The loss of multiframe alignment flag FRS0.LMFA is reset. Additionally an interrupt status multiframe alignment recovery bit ISR2.MFAR is generated with the falling edge of bit FRS0.LMFA.

# 4.4.3.2 Automatic Force Resynchronization (E1)

In addition, a search for Doubleframe alignment is automatically initiated if two multiframe pattern with a distance of n x 2 ms have not been found within a time interval of 8 ms after doubleframe alignment has been regained (bit FMR1.AFR). A new search for frame alignment is started just after the previous frame alignment signal.

# 4.4.3.3 Floating Multiframe Alignment Window (E1)

After reaching doubleframe synchronization a 8 ms timer is started. If a multiframe alignment signal is found during the 8 ms time interval the internal timer is reset to remaining 6 ms in order to find the next multiframe signal within this time. If the multiframe signal is not found for a second time, the interrupt status bit ISR0.T8MS is set. This interrupt usually occurs every 8 ms until multiframe synchronization is achieved.



# 4.4.3.4 CRC4 Performance Monitoring (E1)

In the synchronous state checking of multiframe pattern is disabled. However, with bit FMR2.ALMF an automatic multiframe resynchronization mode can be activated. If 915 out of 1000 errored CRC submultiframes are found then a false frame alignment is assumed and a search for doubleframe and multiframe pattern is initiated. The new search for frame alignment is started just after the previous basic frame alignment signal. The internal CRC4 resynchronization counter is reset when the multiframe synchronization has been regained.

# 4.4.3.5 Modified CRC4 Multiframe Alignment Algorithm (E1)

The modified CRC4 multiframe alignment algorithm allows an automatic interworking between framers with and without a CRC4 capability. The interworking is realized as it is described in ITU-T G.706 Appendix B.

If doubleframe synchronization is consistently present but CRC4 multiframe alignment is not achieved within 400 ms it is assumed that the distant end is initialized to doubleframe format. The CRC4/non-CRC4 interworking is enabled by FMR2.RFS(1:0) =  $(11_b)$  and is activated only if the receiver has lost its synchronization. If doubleframe alignment (basic frame alignment) is established, a 400 ms timer and searching for multiframe alignment are started. A research for basic frame alignment is initiated if the CRC4 multiframe synchronization cannot be achieved within 8 ms and is started just after the previous frame alignment signal. The research of the basic frame alignment is independent of the synchronization procedure of the primary basic frame alignment signal. During the parallel search all receiver functions are based on the primary frame alignment signal, like framing errors,  $S_a$ -,  $S_i$ -, A-bits, ...). All subsequent multiframe searches are associated with each basic framing sequence found during the parallel search.

If the CRC4 multiframe alignment sequence was not found within the time interval of 400 ms, the receiver is switched into a non-CRC4 mode indicated by setting the bit FRS0.NMF (No Multiframing Found) and ISR2.T400MS. In this mode checking of CRC bits is disabled and the received E-bits are forced to low. The transmitter framing format is not changed. Even if multiple basic FAS resynchronizations have been established during the parallel search, the receiver is maintained to the initially determined primary frame alignment signal location.

However, if the CRC4-multiframe alignment can be achieved within the 400 ms time interval assuming a CRC4to-CRC4 interworking, then the basic frame alignment sequence associated to the CRC4 multiframe alignment signal is chosen. If necessary, the primary frame alignment signal location is adjusted according to the multiframe alignment signal. The CRC4 performance monitoring is started if enabled by FMR2.ALMF and the received E-bits are processed in accordance to ITU-T G.704.

Switching into the doubleframe format (non-CRC4) mode after 400 ms can be disabled by setting of FMR3.EXTIW. In this mode the OctalFALC<sup>™</sup> continues to search for multiframing. In the interworking mode setting of bit FMR1.AFR is not allowed.

# 4.4.3.6 A-Bit Access (E1)

If the OctalFALC<sup>™</sup> detects a remote alarm indication (bit 2 in TS0 not containing the FAS word) in the received data stream the interrupt status bit ISR2.RA is set. With the deactivation of the remote alarm the interrupt status bit ISR2.RAR is generated.

By setting FMR2.AXRA the OctalFALC<sup>TM</sup> automatically transmits the remote alarm bit =  $1^{\circ}$  in the outgoing data stream if the receiver detects a loss of frame alignment (FRS0.LFA =  $1^{\circ}$ ). If the receiver is in synchronous state (FRS0.LFA =  $0^{\circ}$ ), the remote alarm bit is reset in the outgoing data stream.

Additionally, if bit FMR3.EXTIW is set and the multiframe synchronous state cannot be achieved within 400 ms after finding the primary basic framing, the A-bit is transmitted active high to the remote end until the multiframing is found.

Note: The A-bit can be processed by the system interface. Setting bit TSWM.TRA enables transparency for the Abit in transmit direction (refer to **Table 33**).

# 4.4.3.7 S<sub>a</sub>-Bit Access (E1)

Due to signaling procedures using the five  $S_a$ -bits ( $S_{a4}$ ... $S_{a8}$ ) of every other frame of the CRC multiframe structure, three possibilities of access by the microprocessor are implemented.



- The standard procedure allows reading/writing the S<sub>a</sub>-bit registers RSW, XSW without further support. The S<sub>a</sub>-bit information is updated every other frame.
- The advanced procedure, enabled by bit FMR1.ENSA, allows reading/writing the S<sub>a</sub>-bit registers RSA(8:4), XSA(8:4).

A transmit or receive multiframe begin interrupt (ISR0.RMB or ISR1.XMB) is provided.

Registers RSA(8:4) contains the service word information of the previously received CRC-multiframe or 8 doubleframes (bit slots 4 to 8 of every service word). These registers are updated with every multiframe begin interrupt ISR0.RMB.

With the transmit multiframe begin an interrupt ISR1.XMB is generated and the contents of the registers XSA(8:4) is copied into shadow registers. The contents is subsequently sent out in the service words of the next outgoing CRC multiframe (or every doubleframe) if none of the time slot 0 transparent modes is enabled. The transmit multiframe begin interrupt XMB request that these registers issue should be serviced. If requests for new information are ignored, the current contents is repeated.

The extended access through the receive and transmit FIFOs of the signaling controller. In this mode it is
possible to transmit/receive a HDLC frame or a transparent bit stream in any combination of the S<sub>a</sub>-bits.
Enabling is done by setting of bit CCR1.EITS and the corresponding bits XC0.SA8E to SA4E/TSWM.TSA8 to
TSA4 and resetting of registers TTR(4:1), RTR(4:1) and FMR1.ENSA. The access to and from the FIFOs is
supported by ISR0.RME, RPF and ISR1.XPR, ALS.

#### S<sub>a</sub>6-Bit Detection According to ETS 300233

Four consecutive received  $S_a6$ -bits are checked for the combinations defined by ETS 300233. The OctalFALC<sup>TM</sup> detects the following fixed Sa6-bit combinations: SA61, SA62, SA63, SA64 =  $(1000_b)$ ,  $(1010_b)$ ,  $(1100_b)$ ,  $(1110_b)$ ,  $(1111_b)$ . All other possible 4-bit combinations are grouped to status "X".

A valid  $S_a$ 6-bit combination must occur three times in a row. The corresponding status bit in register RSA6S is set. Register RSA6S is of type "clear on read". Any status change of the  $S_a$ 6-bit combinations causes an interrupt (ISR0.SA6SC).

During the basic frame asynchronous state update of register RSA6S and interrupt status ISR0.SA6SC is disabled. In multiframe format the detection of the  $S_a6$ -bit combinations can be done either synchronously or asynchronously to the submultiframe (FMR3.SA6SY). In synchronous detection mode updating of register RSA6S is done in the multiframe synchronous state (FRS0.LMFA = '0'). In asynchronous detection mode updating is independent of the multiframe synchronous state.

#### S<sub>a</sub>6-Bit Error Indication Counters

The S<sub>a</sub>6-bit error indication counter CRC2L/H (16 bits) counts the received S<sub>a</sub>6-bit sequence  $(0001_b)$  or  $(0011_b)$  in every CRC submultiframe. In the primary rate access digital section this counter option gives information about CRC errors reported from the TE by the S<sub>a</sub>6 bit. Incrementing is only possible in the multiframe synchronous state. The S<sub>a</sub>6-bit error indication counter CRC3L/H (16 bits) counts the received S<sub>a</sub>6-bit sequence  $(0010_b)$  or  $(0011_b)$  in every CRC submultiframe. In the primary rate access digital section this counter option gives information about CRC errors detected at T-reference point and reporting them by the S<sub>a</sub>6-bit. Incrementing is only possible in the multiframe synchronous state.

# 4.4.3.8 E-Bit Access (E1)

Due to signaling requirements, the E-bits of frame 13 and frame 15 of the CRC multiframe can be used to indicate received errored submultiframes:



Submultiframe I statusE-bit located in frame 13Submultiframe II statusE-bit located in frame 15No CRC error: E = 1; CRC error: E = 0

#### Standard Procedure

After reading the submultiframe error indication RSP.SI1 and RSP.SI2, the microprocessor has to update the contents of register XSP (XS13, XS15). Access to these registers has to be synchronized on transmit or receive multiframe begin interrupts (ISR0.RMB or ISR1.XMB).

#### Automatic Mode

In the multiframe synchronous state the E-bits are processed according to ITU-T G.704 independently of bit XSP.EBP (E-bit polarity selection).

By setting bit XSP.AXS status information of received submultiframes is automatically inserted in the E-bit position of the outgoing CRC multiframe without any further interventions of the microcontroller.

In the doubleframe and multiframe asynchronous state the E-bits are set or cleared, depending on the setting of bit XSP.EBP.

#### Submultiframe Error Indication Counter

The EBC (E-Bit) counter EBCL/H (16 bits) counts zeros in the E-bit position of frame 13 and 15 of every received CRC multiframe. This counter option gives information about the outgoing transmit PCM line if the E-bits are used by the remote end for submultiframe error indication. Incrementing is only possible in the multiframe synchronous state.

Note: E-bits can be processed by the system interface. Setting bit TSWM.TSIS enables transparency for E-bits in transmit direction (refer to **Table 33**).






Figure 43 CRC4 Multiframe Alignment Recovery Algorithms (E1)

# 4.5 Additional Receive Framer Functions (E1)

# 4.5.1 Error Performance Monitoring and Alarm Handling (E1)

The following error monitoring and alarm handling is supported by the OctalFALC<sup>™</sup>:

- Alarm Indication Signal: Detection and recovery is flagged by bit FRS0.AIS and ISR2.AIS. Transmission is enabled by bit FMR1.XAIS.
- Loss-Of-Signal: Detection and recovery is flagged by bit FRS0.LOS and ISR2.LOS.
- Remote Alarm Indication: Detection and release is flagged by bit FRS0.RRA, RSW.RRA and ISR2.RA/RAR. Transmission is enabled by bit XSW.XRA.
- Remote Defect Indication: In compliance with ITU-T G.775 chapter 6, see Chapter 4.5.1.1..



- AIS in time slot 16: Detection and release is flagged by bit FRS1.TS16AIS and ISR3.AIS16. Transmission is enabled by writing all ones in registers XS(16:1).
- LOS in time slot 16: Detection and release is flagged by bit FRS1.TS16LOS. Transmission is enabled by writing all zeros in registers XS(16:1)
- Remote Alarm in time slot 16: Detection and release is flagged by bit FRS1.TS16RA and ISR3.RA16. Transmission is enabled by bit XS1.2
- Transmit Line Shorted: Detection and release is flagged by bit FRS1.XLS and ISR1.XLSC
- Transmit Ones-Density: Detection and release is flagged by bit FRS1.XLO and ISR1.XLSC

Alarm	Detection Condition	Clear Condition
Loss-Of-Signal (LOS)	No transitions (logical zeros) in a programmable time interval of 16 to 4096 consecutive pulse periods. Programmable receive input signal threshold	Programmable number of ones (1 to 256) in a programmable time interval of 16 to 4096 consecutive pulse periods. A one is a signal with a level above the programmed threshold.
Alarm Indication Signal (AIS)	FMR0.ALM = '0': less than 3 zeros in 250 $\mu$ s and loss of frame alignment declared. FMR0.ALM = '1': Less than 3 zeros in each of two consecutive 250 $\mu$ s periods	FMR0.ALM = '0': more than 2 zeros in 250 $\mu$ s. FMR0.ALM = '1': More than 2 zeros in each of two 500 $\mu$ s periods
Remote Defect Indication	"alarm indication to the remote" bit is binary ONE ("1") for z consecutive CAS multiframe periods, where $z = 1$ 5. z is not provisionable. "Remote alarm indication" bit is binary ONE ("1") for z consecutive double frame periods, where $z = 2,5$ . z is not provisionable.	binary ZERO ("0") for z consecutive CAS multiframe periods. "Remote alarm indication" bit is binary
Severely Errored Frames (SEF) Indication	Two or more frame bit errors in the timing window are detected.	Signal is in-frame and there are less than two frame bit errors in the timing window
Remote Alarm (RRA)	Bit $3 = 1^{1}$ in time slot 0 not containing the FAS word	Set conditions no longer detected.
Remote Alarm in Time slot 16 (TS16RA)	Y-bit = '1' received in CAS multiframe alignment word	Y-bit = ´0´ received in CAS multiframe alignment word
Loss-of-Signal in Time slot 16 (TS16LOS)	All zeros for at least 16 consecutively received time slots 16	Receiving a one in time slot 16
Alarm Indication Signal in time slot 16 (TS16AIS)	Time slot 16 containing less than 4 zeros in each of two consecutive CAS multiframes periods	Time slot 16 containing more than 3 zeros in one CAS multiframe
Transmit Line Short (XLS)	More than 3 pulse periods with highly increased transmit line current on XL1/2	Transmit line current limiter inactive, see also <b>Chapter 3.7.6</b>
Transmit Ones-Density (XLO)	32 consecutive zeros in the transmit data stream on XL1/2	Cleared with each transmitted pulse

#### Table 35 Summary of Alarm Detection and Release (E1)



# 4.5.1.1 Remote Defect Indication RDI (E1)

In E1 mode, Remote Defect Indication (RDI) is performed by the OctalFALC<sup>™</sup> in compliance with ITU-T G.775 chapters 6.1 and 6.2 were the criteria for detection and clearance is described, see **Table 35**.

Controlling of the number (z) of multiframe periods or double frame periods is done by the register bits RDICR.RDIS(1:0) and RDICR.RDIC(1:0).

Detection of RDI is shown in the status register bit FRS1.RDI. Note that FRS1.RDI is a status bit, not an interrupt status bit.

# 4.5.2 Automatic Modes (E1)

In E1 mode the following automatic modes are performed by the OctalFALC<sup>™</sup> :

- Automatic remote alarm access: If the receiver has lost its synchronization a remote alarm can be sent automatically, if enabled by bit FMR2.AXRA to the distant end. The remote alarm bit is set automatically in the outgoing data stream, if the receiver is in asynchronous state (FRS0.LFA bit is set). In synchronous state the remote alarm bit is removed.
- Automatic E-bit access: By setting bit XSP.AXS status information of received submultiframes is automatically
  inserted at the E-bit position of the outgoing CRC Multiframe without any further interventions of the
  microprocessor.
- Automatic AIS to system interface: In asynchronous state the synchronizer enforces an AIS to the receive system interface automatically. However, received data can be switched through transparently, if bit FMR2.DAIS is set.
- Automatic clock source switching (see also : In slave mode (LIM0.MAS = ´0´) the DCO-R synchronizes to the recovered route clock. In case of loss-of-signal (LOS) the DCO-R switches to Master mode automatically. If bit CMR1.DCS is set, automatic switching from the recovered route clock to SYNC is disabled. See also Table 16.
- Automatic transmit clock switching, see Chapter 3.7.3.
- Automatic freeze signaling: Updating of the received signaling information is controlled by the freeze signaling status. The freeze signaling status is automatically activated if a loss-of-signal or a loss of CAS multiframe alignment or a receive slip occurs. The internal signaling buffer RS(16:1) is frozen. Optionally automatic freeze signaling is disabled by setting bit SIC3.DAF.
- Automatic local and remote loop switching based on In-Band loop codes, see Chapter 4.5.6.

# 4.5.3 Error Counter (E1)

The OctalFALC<sup>TM</sup> offers six error counters where each of them has a length of 16 bit. They record code violations, framing bit errors, CRC4-bit errors and CRC4 error events which are flagged in the different  $S_a6$ -bit combinations or the number of received multiframes in asynchronous state or the change of frame alignment (COFA). Counting of the multiframes in the asynchronous state and the COFA parameter is done in a 6/2 bit counter and is shared with CEC3L/H. Each of the error counters is buffered. Buffer updating is done in two modes:

- One-second accumulation
- On demand by handshake with writing to the DEC register

In the one-second mode an internal/external one-second timer updates these buffers and resets the counter to accumulate the error events in the next one-second period. The error counter cannot overflow. Error events occurring during an error counter reset are not lost.

# 4.5.4 Errored Second (E1)

The OctalFALC<sup>TM</sup> supports the error performance monitoring by detecting the following alarms or error events in the received data: framing errors, CRC errors, code violations, loss of frame alignment, loss-of-signal, alarm indication signal, E-bit error, receive and transmit slips. With a programmable interrupt mask register ESM all these alarms or error events can generate an errored second interrupt (ISR3.ES) if enabled.

# 4.5.5 One-Second Timer (E1)

A one-second timer interrupt can be generated internally to indicate that the enabled alarm status bits or the error counters have to be checked. The one-second timer signal is output on port SEC/FSC if coonfigured by



GPC1.CSFP(1:0) (GPC1\_E). Optionally synchronization to an external second timer is possible which has to be provided on pin SEC/FSC. Selecting the external second timer is done with GCR.SES.

In compatibility mode of the OctalFALC<sup>TM</sup> (pin COMP = '1') the register GPC1 (global port configuration register 1) is used in every of the both pseudo QuadFALC<sup>®</sup> s to configure the sources of FSC out of the 4 channels. So with these one GPC1 register per pseudo QuadFALC<sup>®</sup> its only possible to control a 4:1 multiplexer. Due to the fact that there are eight channels in the OctalFALC<sup>TM</sup> a 8:1 multiplexing is necessarry to control the source channel of the FSC/SEC pin. Figure 70 shows the principle of the solution using an additional 2:1 multiplexer.

The 2:1 multiplexer is controlled by the register bits GPC1.CSFP(1:0) of the second Pseudo QuadFALC<sup>®</sup>: If the SEC/FSC pin is configured as output by these bits, the second Pseudo QuadFALC<sup>®</sup> is the source of SEC/FSC. Enable of the SEC/FSC pin as output is performed by the register bits GPC1.CSFP(1:0) of the first and the second Pseudo QuadFALC<sup>®</sup> were all are logical ored.

For COMP = ´0´ the global GPC2 register is used instead of the both GPC1 registers in compatibility mode.




Figure 44 Principle of Configuring the SEC/FSC Pin

# 4.5.6 In-Band Loop Generation, Detection and Loop Switching (E1)

In-band Signaling is an unchannelized signaling method. All data bits of all time slots of a frame can be used by the In-band signaling information.

Detection and generation of In-band Loop code is supported by the OctalFALC<sup>™</sup> on the line side and on the system side independent from another.

The OctalFALC<sup>™</sup> generates and detects framed or unframed In-band codes. The so called loop-up code (for loop activation) and loop-down code (for loop deactivation) are recognized. If the 1. bit of a frame (frame bit) is used for In-Band signaling it is the so called "unframed" signaling, otherwise it is called "framed" signaling. The selection between framed or unframed in-band loop code is done by LCR1.FLLB.

The maximum allowed bit error rate within the loop codes can be up to 10<sup>-2</sup> for proper detection of the loop codes. One "In-band loop sequence" consists of a bitsequence of 51200 consequtive bits. The In-band loop code detection is based on the examination of such "In-band loop sequences".

The following In-band loop code functionality is performed by the OctalFALC<sup>™</sup>:



- The necessary reception time of In-band loop codes until an automatic loop switching is performed is configured for the system side by the register bits INBLDTR.INBLDT(1:0) (INBLDTR\_E). Configuring for the line side is done by INBLDTR.INBLDR(1:0). If for example INBLDTR.INBLDR(1:0) = '00<sub>b</sub>' a time of 16 "In-band loop sequences" (16 x 51200 bits) is selected for the line side.
- The interrupt status register bits ISR6.(3:0) reflects the type of detected In-band loop code. Masking can be done by IMR6(3:0). The status bits are set after one "In-band loop sequence" is detected (no dependency on INBLDTR).
- Transmission of In-Band loop codes is enabled by programming FMR3.XLD/XLU. Transmission of codes is done by the OctalFALC<sup>TM</sup> for at least 5 seconds.
- The OctalFALC<sup>™</sup> also offers the ability to generate and detect user defined In-band loop-up and loop-down patterns (LCR1.LLBP = ´1´) (LCR1\_E). Programming of these patterns is done in registers LCR2 and LCR3 (LCR3\_E). The pattern length is individually programmable in length from 5to 8 bits by LCR1.LAC(1:0) and LCR1.LDC(1:0). A shorter pattern can be inplemented by configuring a repeating pattern in the LCR2 and LCR3.
- Automatic loop switching (activation and deactivation, for remote loop, see Chapter 4.7.2 and local loop, see Chapter 4.7.4) based on In-band Loop codes can be done. Two kinds of line loop back (LLB) codes are defined in ANSI-T1.403, 1999 in chapter 9.4.1.1 and 9.4.1.2. respectively. Automatic loop switching must be enabled through configuration register bits ALS.SILS for the In-Band Loop codes coming from the system side and ALS.LILS for the In-Band Loop codes coming from the line side respecively. Masking of ISR6.(3:0) for interrupt can be done by register bits IMR6.(3:0). The interrupt status register bits ISR6.(3:0) (ISR6\_E) will be set to '1' if an appropriate In-Band code were detected, independent if automatic loop switching is enabled. (Because the controller knows if automatic loop switching is enabled, it knows if a loop is activated or not.) Code detection status only for the line side is displayed in status register bits RSP.LLBDD and RSP.LLBAD.

Detection and generation of In-Band Loop code is supported on line and system side independent from each other.

Framed and unframed In-Band loop code can be generated and detected.

Automatic loop switching is logically OR'd with the appropriate loop switching by register bits.

If a remote loop is activated by an automatic loop switching the register bit LIMO.JATT controls also if the jitter attunator is active or not, see also **Figure 31**.

If ALS.LILS is set (ALS\_E), the remote loop is activated after an activation In-Band loop code (see ANSI T1 404, chapter 9.4.1.1.) is detected from the line side and if the local loop is not activated by LIM0.LL = '1'. The remote loop is deactivated after a deactivation In-Band loop code (see ANSI T1 404, chapter 9.4.1.2.) is detected from the line side. (But if the remote loop is additionally activated by LIM0.RL = '1' the remote loop is still active, because automatic loop switching is logically OR'd with the appropriate loop switching by register bits.).

If ALS.SILS is set, the local loop is activated after an activation In-Band loop code (see ANSI T1 404, chapter 9.4.1.1.) is detected from the system side. The local loop is deactivated after a deactivation In-Band loop code (see ANSI T1 404, chapter 9.4.1.2.) is detected from the system side. (But if the local loop is additionally activated by LIM0.LL = (1) the local loop will be still active, because automatic loop switching is logically OR'd with the appropriate loop switching by register bits.).

ALS.SILS and ALS.LILS both must not be set to '1' simultaneous.

If ALS.SILS or ALS.LILS are set after an In-Band loop code was detected, no automatic loop switching is performed.

If ALS.LILS is cleared, an automatic activated remote loop is deactivated..

If ALS.SILS is cleared, an automatic activated local loop is deactivated.

The kind of detected In-Band loop code is indicated in the interrupt status register bits ISR6.(3:0).

To avoid lock up of the OctalFALC<sup>TM</sup> an activation of the remote loop is not possible by In-band loop codes if the local loop (see Chapter 4.7.4) is closed (LIM0.LL is set).

# 4.5.7 Time Slot 0 Transparent Mode (E1)

The transparent modes are useful for loop-backs or for routing data unchanged through the OctalFALC<sup>™</sup>.

In receive direction, transparency for ternary or dual-/single-rail unipolar data is always achieved if the receiver is in the synchronous state. In asynchronous state data is transparently switched through if bit FMR2.DAIS is set.



However, correct time slot assignment cannot be guaranteed due to missing frame alignment between line and system side. Setting of bit LOOP.RTM disconnects control of the internal elastic store from the receiver. The elastic buffer is now in a "free running" mode without any possibility to update the time slot assignment to a new frame position in case of resynchronization of the receiver. Together with FMR2.DAIS this function can be used to realize undisturbed transparent reception.

Transparency in transmit direction can be achieved by activating the time slot 0 transparent mode (bit XSP.TT0 or TSWM.(7:0)). If XSP.TT0 = '1' all internal information of the OctalFALC<sup>TM</sup> (framing, CRC,  $S_a/S_i$ -bit signaling, remote alarm) is ignored. With register TSWM the  $S_i$ -bits, A-bit or the  $S_a$ -bits can be enabled selectively to send data transparently from port XDI to the far end. For complete transparency the internal signaling controller, idle code generation and AIS alarm generation, single channel and payload loop-back have to be disabled.

# 4.6 System Interface in E1 Mode

The OctalFALC<sup>™</sup> offers a flexible feature for system designers where for transmit and receive direction different system clocks and system pulses are necessary. The system interface of the OctalFALC<sup>™</sup> consists of

- The eight system interfaces of the eight channels, see Figure 45. It also includes the multi function ports, see Chapter 3.8.
- The system interface multiplexer/demultiplexer, see Chapter 4.6.1 with Figure 46: It multiplexes the data RDO and RSIG received from four or eight channels into one or two common data streams and it demultiplexes the data XDI and XSIG from one or two common data streams into four or eight channels.

Configuring of the system interface consists on

- Configuration of the timing of the system interfaces of the eight channels, see Chapter 4.6.2 and Chapter 4.6.3
- Configuration of the multi function ports of the eight channels, see Chapter 3.8
- Configuration of the multiplex mode of the system multiplexer/demultiplexer, see Chapter 4.6.1.

The interfaces of every of the channels to the receive system highway is realized by two data buses, one for the data RDO and one for the signaling data RSIG. The interfaces of every of the channels to the transmit system highway is realized by two data buses, one for the data XDI and one for the signaling data XSIG. The receive highway is clocked on pin SCLKR, while the interface to the transmit system highway is independently clocked either on pin SCLKX or on the clock of the receive highway. The frequency of these working clocks - so called as "internal receive clock" and "internal transmit clock" - and the data rate of 2.048/4.096/8.192/16.384 Mbit/s for the receive and transmit system interface is programmable by SIC1.SSC(1:0), and SIC1.SSD1, FMR1.SSD0. If the source of the internal receive clock is the DCO-R output or the receive clock, SCLKR must be configured as output by setting PC5.CSRP. If the source is SCLKR, these pin must be configured as input. Selectable system clock and data rates and their valid combinations are shown in the table below.

System Highway Data Rate	System Interface Clock Rate 2.048 MHz	System Interface Clock Rate 4.096 MHz	System Interface Clock Rate 8.192 MHz	System Interface Clock Rate 16.384 MHz
2.048 Mbit/s	x	x	x	x
4.096 Mbit/s		x	x	x
8.192 Mbit/s			x	x
16.384 Mbit/s				x

Table 36System Clocking and Data Rates (E1)

x = valid, -- = invalid

Generally the receive/transmit data and marker on the system interface are clocked off/latched on on the rising or falling edge of the SCLKR/SCLKX clock:

 Selection of the edge for the receive/transmit data and marker is done by the register bits SIC3.RESR/X (SIC3\_E).



Selection of the edge for the sync pulses SYPR/SYPX in relation to the edge of the receive/transmit data and
marker can be done individually by the register bits SIC4.SYPRCE/SYPXCE (SIC4\_E): Either the same edge
or the opposite edge in relation to the used edge of the data and markers is possible.

Some clocking rates allow transmission of time slots in different channel phases. Each channel phase which shall be active on ports RDO, XDI, RP(A:C) and XP(A:B) is programmable by SIC2.SICS(2:0) (SIC2\_E), the remaining channel phases are cleared or ignored.

The signals on pin  $\overline{\text{SYPR}}$  together with the assigned time slot offset in register RC0 and RC1 define the beginning of a frame on the receive system highway. The signal on pin  $\overline{\text{SYPX}}$  or XMFS together with the assigned time slot offset in register XC0 and XC1 define the beginning of a frame on the transmit system highway.

Adjusting the frame begin (time slot 0, bit 0) relative to  $\overline{SYPR/X}$  or XMFS is possible in the range of 0 to 125 µs. The minimum shift of varying the time slot 0 begin can be programmed between 1 bit and 1/8 bit depending of the system clocking and data rate, e.g. with a clocking/data rate of 2.048 MHz shifting is done bit by bit, while running the OctalFALC<sup>TM</sup> with 16.384 MHz and 2.048 Mbit/s data rate it is done by 1/8 bit.

A receive frame marker RFM can be activated during any bit position of the entire frame. The pin function RFM is selected by PC(3:1).RPC(3:0) =  $(0001_b)$ . The RFM selection disables the internal time slot assigner, no offset programming is performed. The receive frame marker is active high for one 2.048 MHz cycle and is clocked off with the rising or falling edge of the clock which is in/output on port SCLKR (see SIC3.RESR/X).

Compared to the receive path the inverse functions are performed for the transmit direction.

Latching of XDI and XSIG is controlled by the system clock (SCLKX) and the synchronization pulse (SYPX/XMFS) in combination with the programmed offset values for the transmit time slot/clock slot counters XC(1:0). The frequency of the working clock of 2.048/4.096/8.192/16.384 MHz for the transmit system interface is programmable by SIC1.SSC(1:0) (SIC1\_E). Refer also to Table 36.

The incoming bit stream on ports XDI and XSIG can be multiplexed internally on a time slot basis, if enabled by SIC3.TTRF = (1). The data received on port XSIG can be sampled if the transmit signaling marker XSIGM is active high. Data on port XDI is sampled if XSIGM is low for the corresponding time slot. Programming the XSIGM marker is done with registers TTR(4:1).






Figure 45 System Interface of one Channel

# 4.6.1 System Multiplexer/Demultiplexer (E1)

The system multiplexer/demultiplexer of the OctalFALC<sup>™</sup> is shown in **Figure 46**.

In receive direction multiplexing of the received data RDO(1:8) of the eight channels into either two data streams at RDO1 and RDO5 or into one data stream at RDO1 is performed. In the same way the signals RSIG(1:8) are multiplexed either into two signaling streams using the multi function ports RPB1, and RPB5 or into one signaling stream using RPB1.

In transmit direction demultiplexing either from two data streams at XDI1 and XDI5 or from one data stream at XDI1 onto the transmit data XDI(1:8) of the eight channels is performed. In the same way multiplexing either from two signaling streams using the multi function ports XPB1,5 or from one signaling stream using XPB1 onto the signals XSIG(1:8) is performed.



All other signals which are configured at the multi function ports were not multiplexed/demultiplexed, see Figure 46.

The following modes are supported, see **Table 37** and **Figure 47** where only the pins RDO are shown.

- 8-to-1 Multiplex Mode at 16 Mbit/s. Multiplexing is done on port 1 (RPB1, XPB1). Output pins of the other ports are set to tristate input pins of the other ports are unused .
- Dual 4-to-1 Multiplex Mode at 8 Mbit/s. Multiplexing is done on port 1 (RPB1, XPB1) and port 5 (RPB5, XPB5). Output pins of the other ports are undefined, input pins of the other ports are unused.
- Dual 4-to-1 Multiplex Mode at 16 Mbit/s. Multiplexing is done on port 1 and port 5 where four phases are
  unused on every port. Disjunct phases must be used on both ports. 16 Mbit/s multiplexing is done by external
  logical or on the PCB. Output RDO is driven to low level for inactive phases. Output pins of the other ports are
  undefined, input pins of the other ports are unused.

Switching into Multiplex Modes is done by setting of the register bit GPC1.SMM.

Switching between 8-to-1 Multiplex Mode (using only one port) and QuadFALC<sup>®</sup> compatible 4:1 Multiplex Modes (using two or more ports) is done by the register bit GPC6.SSI16 (GPC6\_E).

Multiplexing of RSIG is done in the same way as shown for RDO in Figure 47. Demultiplexing of XDI and XSIG is done vice versa.

To perform the system interface mode the following configuration of the multi function ports must be identical for all channels.

- SYPR has to be provided on RPA (PC1.RPC(3:0) =  $(0000_{h})$ ).
- SYPX or XMFS has to be provided on XPA (PC1.XPC(3:0) =  $(0000_{b})$ ).
- XSIG has to be provided on XPB (PC2.XPC(3:0) = '0010<sub>b</sub>').
- RSIG must be output on RPB (PC2.RPC(3:0) =  $(0100_{h})$ ).





Figure 46 System Multiplexer/Demultiplexer





#### Figure 47 System Multiplexe Modes, shown for RDO only

GPC1.SMM	GPC6.SSI16	Multiplex Mode
0	0	No multiplexing/demultiplexing
0	1	Not defined
1	0	<ul> <li>4:1 multiplexing/demultiplexing with 8.192 Mbit/s or 16.364 Mbit/s dependent on SIC1.SSD1 and SIC1.SSC(1:0)</li> <li>For COMP = ´1´: setting of 4:1 multiplexing/demultiplexing can be done individually in both pseudo QuadFALC® s dependent on the both GPC1.SMM bits.</li> <li>For COMP = ´0´: 4:1 multiplexing/demultiplexing is performed in both of the pseudo QuadFALC® s dependent on the one GPC1.SMM bit</li> </ul>
1	1	8:1 multiplexing/demultiplexing with 16.384 Mbit/s For COMP = ´1´: GPC1.SMM bits of both pseudo QuadFALC® s must be set to ´1. (for COMP = ´0´: only the one GPC1.SMM bit must be set)

#### Table 37 System Multiplex Modes

# 4.6.2 Receive System Interface (E1)

The timing of the receive system interface is shown in Figure 48.






Figure 48 Receive System Interface Clocking of one Channel (E1)

# 4.6.2.1 Receive Offset Programming (E1)

Depending on the selection of the synchronization signals ( $\overline{SYPR}$  or RFM), different calculation formulas are used to define the position of the synchronization pulses. These formulas are given below, see Figure 54 to Figure 52 for explanation. The pulse length of RFM is always the basic E1 bit width (488 ns), independent of the selected system highway clock and data frequency. The figures and offset calculations are valid for SIC4.SYPRCE = '0'.



#### **SYPR** Offset Calculation

- T : Time between beginning of  $\overline{\text{SYPR}}$  pulse and beginning of next frame (time slot 0, bit 0), measured in number of SCLKR clock intervals maximum delay:  $T_{\text{max}} = (256 \circ \text{SC/SD}) 1$
- SD : Basic data rate; 2.048 Mbit/s
- SC : System clock rate; 2.048, 4.096, 8.192, or 16.384 MHz
- X : Programming value to be written to registers RC0 and RC1 (see Page 239).

# $\label{eq:constraint} \begin{array}{ll} 0 \leq T \leq 4 : & X = 4 \mbox{ - } T \\ 5 \leq T \leq T_{max} : & X = 2052 \mbox{ - } T \end{array}$

#### **RFM Offset Calculation**

- $\label{eq:marker} \begin{array}{l} \mathsf{MP} & : & \mathsf{Marker position of RFM, counting in SCLKR clock cycles (0 = bit 1, time slot 0, channel phase 0) \\ & \mathsf{SC} = 2.048 \; \mathsf{MHz} : \; 0 \leq \mathsf{MP} \leq 255 \\ & \mathsf{SC} = 4.096 \; \mathsf{MHz} : \; 0 \leq \mathsf{MP} \leq 511 \\ & \mathsf{SC} = 8.192 \; \mathsf{MHz} : \; 0 \leq \mathsf{MP} \leq 1023 \end{array}$ 
  - SC = 16.384 MHz:  $0 \le MP \le 2047$
- SD : Basic data rate; 2.048 Mbit/s
- SC : System clock rate; 2.048, 4.096, 8.192, or 16.384 MHz
- X : Programming value to be written to registers RC0 and RC1 (see Page 239).

# $$\label{eq:mp} \begin{split} 0 &\leq MP \leq 2045; \qquad X = MP + 2 \\ 2046 &\leq MP \leq 2047; \qquad X = MP - 2046 \end{split}$$






Figure 49 SYPR Offset Programming (2.048 Mbit/s, 2.048 MHz)










Figure 51 RFM Offset Programming (2.048 Mbit/s, 2.048 MHz)






Figure 52 RFM Offset Programming (8.192 Mbit/s, 8.192 MHz)



### 4.6.3 Transmit System Interface (E1)




Figure 53 Transmit System Interface Clocking: 2.048 MHz (E1)






Figure 54 Transmit System Interface Clocking: 8.192 MHz/4.096 Mbit/s (E1)

### 4.6.3.1 Transmit Offset Programming (E1)


The figures and calculated offsets are valid for SIC4.SYPXCE =  $0^{\prime}$ .

### **SYPX** Offset Calculation

- T : Time between beginning of  $\overline{SYPX}$  pulse and beginning of next frame (time slot 0, bit 0), measured in number of SCLKX clock intervals maximum delay:  $T_{max} = (256 \degree SC/SD) 1$
- SD : Basic data rate; 2.048 Mbit/s
- SC : System clock rate; 2.048, 4.096, 8.192, or 16.384 MHz
- X : Programming value to be written to registers XC0 and XC1 (see Page 237).



# $\label{eq:constraint} \begin{array}{ll} 0 \leq T \leq 4: & X = 4 \mbox{-} T \\ 5 \leq T \leq T_{max}: & X = 256 \ ^{\circ} \mbox{ SC/SD -} T + 4 \end{array}$






Figure 56 SYPX Offset Programming (8.192 Mbit/s, 8.192 MHz)

### 4.6.4 Time Slot Assigner (E1)

HDLC channel 1 offers the flexibility to connect data during certain time slots, as defined by registers RTR(4:1) and TTR(4:1) (**RTR1\_E**, **TTR1\_E**), to the RFIFO and XFIFO, respectively. Any combinations of time slots can be programmed for the receive and transmit directions. If CCR1.EITS = (1) (**CCR1\_E**) the selected time slots (RTR(4:1)) are stored in the RFIFO of the signaling controller and the XFIFO contents is inserted into the transmit path as controlled by registers TTR(4:1).



For HDLC channels 2 and 3, one out of 31 time slots can be selected for each channel, but in common for transmit and receive direction.

Within selected time slots single bit positions can be masked to be used/not used for HDLC transmission for all HDLC channels. Additionally, the use of even, odd or both frames can be selected for each HDLC channel individually.

Receive Time Slot Register Bit	Transmit Time Slot Register Bit	Time Slot	Receive Time Slot Register Bit	Transmit Time Slot Register Bit	Time Slot
RTR 1.7	TTR 1.7	0	RTR 3.7	TTR 3.7	16
RTR 1.6	TTR 1.6	1	RTR 3.6	TTR 3.6	17
RTR 1.5	TTR 1.5	2	RTR 3.5	TTR 3.5	18
RTR 1.4	TTR 1.4	3	RTR 3.4	TTR 3.4	19
RTR 1.3	TTR 1.3	4	RTR 3.3	TTR 3.3	20
RTR 1.2	TTR 1.2	5	RTR 3.2	TTR 3.2	21
RTR 1.1	TTR 1.1	6	RTR 3.1	TTR 3.1	22
RTR 1.0	TTR 1.0	7	RTR 3.0	TTR 3.0	23
RTR 2.7	TTR 2.7	8	RTR 4.7	TTR 4.7	24
RTR 2.6	TTR 2.6	9	RTR 4.6	TTR 4.6	25
RTR 2.5	TTR 2.5	10	RTR 4.5	TTR 4.5	26
RTR 2.4	TTR 2.4	11	RTR 4.4	TTR 4.4	27
RTR 2.3	TTR 2.3	12	RTR 4.3	TTR 4.3	28
RTR 2.2	TTR 2.2	13	RTR 4.2	TTR 4.2	29
RTR 2.1	TTR 2.1	14	RTR 4.1	TTR 4.1	30
RTR 2.0	TTR 2.0	15	RTR 4.0	TTR 4.0	31

 Table 38
 Time Slot Assigner HDLC Channel 1 (E1)

### 4.7 Test Functions (E1)

The following chapters describe the different test function of the OctalFALC<sup>™</sup>.

### 4.7.1 **Pseudo-Random Binary Sequence Generation and Monitor (E1)**

The OctalFALC<sup>™</sup> has the ability to generate and monitor pseudo-random binary sequences (PRBS). The generated PRBS pattern is transmitted to the remote end on pins XL1/2 or XDOP/N and can be inverted optionally. Generation and monitoring of PRBS pattern is done according to ITU-T 0.150 and ITU-T 0.151.

The PRBS monitor monitores the PRBS pattern in the incoming data stream. Synchronization is done on the inverted and non-inverted PRBS pattern. The current synchronization status is reported in status and interrupt status registers. Enabled by bit LCR1.EPRM each PRBS bit error increments an error counter (CEC2). Synchronization is reached within 400 ms with a probability of 99.9% at a bit error rate of up to 10<sup>-1</sup>.

Different PRBS modes which are using different bits and time slots in a E1/T1/J1 frame can be selected, see Table 40.

In the "unframed" mode all bits of all slots in a E1 frame are used for PRBS.

In the "framed" mode the frame byte (time slot 0) of an E1 frame is not used for PRBS respectively.

Selection of the PRBS modes "unframed" and "framed" is done by TPC0.PRM =  $(00_b)$  and TPC0.FRA.

For TPC0.PRM(1:0) not  $(00_b)$  (**TPC0\_E**), each time slot of an E1 frame can be selected indiviually to send and receive a PRBS signal. Selection is done by the registers PRBSTS1 to PRBSTS4. Here the used time slot numbers are the same as used normally for numbering of the time slots: In E1 frames time slot 0 (TS0) up to time slot 31 (TS31), were TS0 is the frame byte (time slot number 0 indicates the frame byte).



If a time slot is used or not for PRBS transmission and reception is controlled by the registers PRBSTS1..4 (**PRBSTS1\_E**). The number of used time slots for PRBS is referred to as "N". The range of N is 1, ..., 32 for E1 because of the frame bit. The time slot selection 0 up to 31 for E1 by PBBSTS(1:4) is common for all eight ports respectively.

The N multiple time slots are selected arbitrarily for PRBS. The PRBS data stream has to be written into or read from the time slots consecutive respectively.

The selected time slot numbers are related to the mapping used on the system interface.

Note that deselection of time slot 0 (PRBSTS1.TS0 = (0)) performs a "framed" mode.

For TPC0.PRM not '00b', normally all eight bits of the time slots are used for PRBS ("N  $\times$  64 kbit/s"). To allow CAS-BR in T1 mode, only 7 MSBs of the selected time slots can be optionally used for PRBS to avoid CAS disturbance ("N  $\times$  56 kbit/s"), the eight's bit of all time slots (which is the CAS bit in T1) is not used for PRBS. Setting of this mode is performed by setting the register bits TPC0.PRM(1:0) to '11b'. Note that this mode can be used also in E1 mode, but makes no sense: In E1 CAS disturbance can be avoided by deselection of the appropriate time slot 16.

Note that in "N  $\times$  64 kbit/s" mode and if all time slots are selected by PRBSTS(1:4) all bits in the frame are used for PRBS (that is an "unframed" mode).

The PRBS pattern (polynoms) can be selected to be  $2^{11}-1$ ,  $2^{15}-1$ ,  $2^{20}-1$  or  $2^{23}-1$  by the register bits TPC0.PRP(1:0) and LCR1.LLBP (**LCR1\_E**), see **Table 39**. For definition of this polynoms see the Standards ITU-T 0.150, 0.151. and TR62441. The polynoms  $2^{11}-1$  and  $2^{23}-1$  can be selected only if TPC0.PRM unequal '00b'.

Transmission of PRBS pattern is enabled by register bit LCR1.XPRBS. With the register bit LCR1.FLLB switching between not inverted and inverted transmit pattern can be done.

The receive monitoring of PRBS patterns is enabled by register bit LCR1.EPRM. In general, depending on bit LCR1.EPRM the source of the interrupt status bit ISR1.LLBSC changed, see register description. The type of detected PRBS pattern in the receiver is shown in the status register bits PRBSSTA.PRS. Every change of the bits PRS in PRBSSTA sets the interrupt bit ISR1.LLBSC if register bit LCR1.EPRM is set. No pattern is also detected if the mode "alarm simulation" is active.

The detection of all\_zero or all\_ones pattern is done over 12, 16, 21 or 24 consecutive bits, depending on the selected PRBS polynom (2<sup>11</sup>-1, 2<sup>15</sup>-1, 2<sup>20</sup>-1or 2<sup>23</sup>-1 respectively). The detection of all\_zero or all\_ones is independent on LCR1.FLLB.

The destinction between all-ones and all-zeros pattern is possible by combination of .

- The information about the first reached PRBS status after the PRBS monitor was enabled ("PRBS pattern detected" or "inverted PRBS pattern detected") with
- The status information "all-zero pattern detected" or "all-ones pattern detected"

Because every bit error in the PRBS sequence increments the bit error counter BEC, no special status information like "PRBS detected with errors" is given here.

The time slot selection is related to the mapping used on the system interface.

TPC0.PRP(1:0)	TPC0.PRM	LCR1.LLBP	Kind of Polynom	Comment
00	01 or 11	Х	2 <sup>11</sup> -1	
01	01 or 11	Х	2 <sup>15</sup> -1	
10	01 or 11	Х	2 <sup>20</sup> -1	
11	01 or 11	Х	2 <sup>23</sup> -1	
XX	00	0	2 <sup>15</sup> -1	SW compatble to QuadFALC <sup>®</sup>
XX	00	1	2 <sup>20</sup> -1	QuadFALC®

#### Table 39Supported PRBS Polynoms



TPC0.PRM	TPC0.FRA	Kind of Selection	Comment
00	0	Unframed	Settings in PRBSTS are
00	1	Framed	not valid; SW compatble to QuadFALC®
01	X	N x 64 kbit/s	"framed" mode if TS0 is deselected; CAS in E1 is not distubed if time slot16 is deselected
10	X	Reserved	
11	X	N x 56 kbit/s	Implies a "framed" mode


#### Table 40 Bit/Time Slot Selection of PRBS Pattern

### 4.7.2 Remote Loop (E1)

In the remote loop-back mode the clock and data recovered from the line inputs RL1/2 or RDIP/RDIN are routed back to the line outputs XL1/2 or XDOP/XDON through the analog or digital transmitter, see Figure 57 and Figure 31. As in normal mode they are also processed by the synchronizer and then sent to the system interface. The remote loop-back mode is activated by

- Control bit LIM1.RL or
- After detection of the appropriate In-band loop code, if enabled by ALS.LILS and if LIM0.LL = '0' (LIM0\_E) (to avoid deadlocks), see Chapter 4.5.6.

Received data can be looped with or without the jitter attenuator (JATT buffer) dependent on LIM1.JATT (LIM1\_E).



#### Figure 57 Remote Loop (E1)

DR means digital interface with dual rail mode.

### 4.7.3 Payload Loop-Back (E1)


To perform an effective circuit test a payload loop is implemented.

The payload loop-back is activated by setting FMR2.PLB (FMR2\_E).

During activated payload loop-back the data stream is looped from the receiver section back to transmitter section. The looped data passes the complete receiver including the wander and jitter compensation in the receive elastic buffer and is output on pin RDO. Instead of the data an AIS signal (FMR2.SAIS) can be sent to the system interface.



The framing bits, CRC4 and spare bits are not looped, if XSP.TT0 =  $O'(XSP_E)$ . They are generated by the OctalFALC<sup>TM</sup> transmitter. If the PLB is enabled the transmitter and the data on pins XL1/2 or XDOP/XDON are clocked with SCLKR instead of SCLKX. If XSP.TT0 = I' the received time slot 0 is sent back transparently to the line interface. Data on the following pins is ignored: XDI, XSIG, SCLKX, SYPX and XMFS. All the received data is processed normally.





### 4.7.4 Local Loop (E1)

The local loop-back is activated by

- The control bit LIM0.LL (LIM0\_E).
- After detection of the appropriate In-band loop code, if enabled by ALS.SILS, see Chapter 4.5.6.

The local loop-back mode disconnects the receive lines RL1/2 or RDIP/RDIN from the receiver. Instead of the signals coming from the line the data provided by the system interface is routed through the analog receiver back to the system interface. However, the bit stream is transmitted undisturbedly on the line. However, an AIS to the distant end can be enabled by setting FMR1.XAIS =  $1^{'}$  without influencing the data looped back to the system interface.

Note that enabling the local loop usually invokes an out-of-frame error until the receiver resynchronizes to the new framing. The serial codes for transmitter and receiver have to be identical.




Figure 59 Local Loop (E1)

### 4.7.5 Single Channel Loop-Back (E1)

Each of the 32 time slots can be selected for loop-back from the system PCM input (XDI) to the system PCM output (RDO). This loop-back is programmed for one time slot at a time selected by register bits LOOP.CLA(4:0) (LOOP\_E) and enabled by LOOP.ECLB. During loop-back, an idle channel code programmed in register IDLE is transmitted to the remote end in the corresponding PCM route time slot.



For the time slot test, sending sequences of test patterns like a 1 kHz check signal shall be avoided. Otherwise an increased occurrence of slips in the tested time slot disturbs testing. These slips do not influence the other time slots and the function of the receive memory. The usage of a quasi-static test pattern is recommended.




Figure 60 Single Channel Loop-Back (E1)

### 4.7.6 Alarm Simulation (E1)

Alarm simulation does not affect the normal operation of the device, i.e. all time slots remain available for transmission. However, possible *real* alarm conditions are not reported to the processor or to the remote end when the device is in the alarm simulation mode.

The alarm simulation is initiated by setting the bit FMR0.SIM. The following alarms are simulated:

- Loss-Of-Signal (LOS)
- Alarm Indication Signal (AIS)
- Loss of pulse frame
- Remote alarm indication
- Receive and transmit slip indication
- Framing error counter
- Code violation counter (HDB3 Code)
- CRC4 error counter
- E-Bit error counter
- CEC2 counter
- CEC3 counter

Some of the above indications are only simulated if the OctalFALC<sup>TM</sup> is configured to a mode where the alarm is applicable (e.g. no CRC4 error simulation when doubleframe format is enabled).

Setting of the bit FMR0.SIM initiates alarm simulation, interrupt status bits are set. Error counting and indication occurs while this bit is set. After it is reset all simulated error conditions disappear, but the generated interrupt statuses are still pending until the corresponding interrupt status register is read. Alarms like AIS and LOS are cleared automatically. Interrupt status registers and error counters are automatically cleared on read.

### 4.7.7 Single Bit Defect Insertion (E1)

Single bit defects can be inserted into the transmit data stream for the following functions:

FAS defect, multiframe defect, CRC defect, CAS defect, PRBS defect and bipolar violation.

Defect insertion is controlled by register IERR (IERR\_E).



### 5.1 Receive Path in T1/J1 Mode

An overview about the receive path of one channel of the OctalFALC<sup>™</sup> for all modes is given in **Figure 21**. Only special T1/J1 functionalities are described in this chapter

### 5.1.1 Receive Line Coding (T1/J1)

The B8ZS line code or the AMI (ZCS, zero code suppression) coding is provided for the data received from the ternary or the dual-rail interface. All code violations that do not correspond to zero substitution rules are detected. The detected errors increment the code violation counter (16 bits length). In case of the optical interface a selection between the NRZ code and the CMI Code (1T2B) with B8ZS or AMI postprocessing is provided. If CMI code is selected the receive route clock is recovered from the data stream. The CMI decoder does not correct any errors. In case of NRZ coding data is latched with the falling edge RCLKI.

When using the optical interface with NRZ coding, the decoder is bypassed and no code violations are detected. Additionally, the receive line interface contains the alarm detection for Alarm Indication Signal AIS (Blue Alarm) and the loss-of-signal LOS (Red Alarm).

The signal at the ternary interface is received at both ends of a transformer.

### 5.1.2 Loss-of-Signal Detection (T1/J1)

There are different definitions for detecting Loss-Of-Signal alarms (LOS) in the ITU-T G.775 and AT&T TR 54016. The OctalFALC<sup>TM</sup> covers all these standards. The LOS indication is performed by generating an interrupt (if not masked) and activating a status bit. Additionally a LOS status change interrupt is programmable by register GCR.SCI.

- Detection: An alarm is generated if the incoming data stream has no pulses (no transitions) for a certain number (N) of consecutive pulse periods. "No pulse" in the digital receive interface means a logical zero on pins RDIP/RDIN or ROID. A pulse with an amplitude less than Q dB below nominal is the criteria for "no pulse" in the analog receive interface (LIM1.DRS = '0') (LIM1\_T). The receive signal level Q is programmable by three control bits LIM1.RIL(2:0), see Table 139. The number N is set by an 8-bit register (PCD). The contents of the PCD register is multiplied by 16, which results in the number of pulse periods, i.e. the time which has to suspend until the alarm has to be detected. The programmable range is 16 to 4096 pulse periods.
- Recovery: In general the recovery procedure starts after detecting a logical '1' (digital receive interface) or a pulse (analog receive interface) with an amplitude more than Q dB (defined by LIM1.RIL(2:0)) of the nominal pulse. The value in the 8-bit register PCR (PCR\_T) defines the number of pulses (1 to 255) to clear the LOS alarm. Additional recovery conditions are programmed by register LIM2.

If a loss-of-signal condition is detected in long-haul mode, the data stream can optionally be cleared automatically to avoid bit errors before LOS is indicated. The selection is done by LIM1.CLOS =  $1^{\circ}$ .

### 5.1.3 Receive Jitter Attenuation Performance (T1/J1)

The jitter attenuator meets the jitter transfer requirements of the PUB 62411, PUB 43802, TR-TSY 009,TR-TSY 253, TR-TSY 499 and ITU-T I.431 and G.703 (refer to **Figure 61**).






Figure 61 Jitter Attenuation Performance (T1/J1)

### 5.1.4 Jitter Tolerance (T1/J1)

The OctalFALC<sup>™</sup> receiver's tolerance to input jitter complies with ITU, AT&T and Telcordia requirements for T1 applications.

Figure 62 shows the curves of different input jitter specifications stated below as well as the OctalFALC<sup>™</sup> performance.




Figure 62 Jitter Tolerance (T1/J1)



## 5.1.5 Output Jitter (T1/J1)

According to the input jitter defined by PUB62411 the OctalFALC<sup>™</sup> generates the output jitter, which is specified in **Table 41** below.

Specification	Measurer	Output Jitter	
	Lower Cutoff	Upper Cutoff	[UI peak to peak]
PUB 62411	10 Hz	8 kHz	< 0.015
	8 kHz	40 kHz	< 0.015
	10 Hz	40 kHz	< 0.015
	Broadband		< 0.02

### 5.1.6 Framer/Synchronizer (T1/J1)

The following functions are performed:

- Synchronization on pulse frame and multiframe
- Error indication when synchronization is lost. In this case, AIS is sent to the system side automatically and remote alarm to the remote end if enabled.
- Initiating and controlling of resynchronization after reaching the asynchronous state. This is done automatically by the OctalFALC<sup>™</sup> or user controlled over the asynchronous, SPI or SCI interface.
- Detection of remote alarm (yellow alarm) indication from the incoming data stream.
- Separation of service bits and data link bits. This information is stored in special status registers.
- Detection of framed or unframed in-band loop-up/-down code
- Generation of various maskable interrupt statuses of the receiver functions.
- Generation of control signals to synchronize the CRC checker, and the receive elastic buffer.

If programmed and applicable to the selected multiframe format, CRC checking of the incoming data stream is done by generating check bits for a CRC multiframe according to the CRC6 procedure (refer to ITU-T G.704). These bits are compared with those check bits that are received during the next CRC multiframe. If there is at least one mismatch, the CRC error counter (16 bit) is incremented.

### 5.1.7 Receive Elastic Buffer (T1/J1)

The received bit stream is stored in the receive elastic buffer. The size of the elastic buffer is configured independently for the receive and transmit direction. Programming of the receive buffer size is done by SIC1.RBS(1:0) (SIC1\_T), see Table 42:

SIC1.RBS(1:0)	System Interface clocking rate	Channel translation mode	Frame buffer size	Maximum of wander [UI = 648 ns]	Average delay after performing a slip
00	Modulo 2.048 MHz	0	Two frame buffer or 386	142	1 frame or 193
		1	bits	78	bits
	Modulo 1.544 MHz			140	
01	Modulo 2.048 MHz	0	One frame buffer or	70	96 bits
		1	193bits	50	-
	Modulo 1.544 MHz			74	

 Table 42
 Receive Elastic Buffer Modes (T1/J1)



SIC1.RBS(1:0)	System Interface clocking rate	Channel translation mode	Frame buffer size	Maximum of wander [UI = 648 ns]	Average delay after performing a slip
10	Modulo 2.048 MHz	0	Short buffer or 96 bits	28	48 bits
		Not Supported			
	Modulo 1.544 MHz			38	
11	Bypass of the receiv	e elastic buffe	er		1

#### Table 42 Receive Elastic Buffer Modes (T1/J1) (cont'd)

The functions are:

- Clock adoption between system clock (SCLKR) and internally generated route clock (RCLK).
- Compensation of input wander and jitter.
- Frame alignment between system frame and receive route frame
- Reporting and controlling of slips

Controlled by special signals generated by the receiver, the unipolar bit stream is converted into bit-parallel, time slot serial data which is circularly written to the elastic buffer using internally generated Receive Route Clock (RCLK).

Reading of stored data is controlled by the system clock sourced by SCLKR or by the receive jitter attenuator and the synchronization pulse (SYPR) together with the programmed offset values for the receive time slot/clock slot counters. After conversion into a serial data stream, the data is sent out on port RDO. If the receive buffer is bypassed programming of the time slot offset is disabled and data is clocked off with RCLK instead of SCLKR.

The 24 received time slots (T1/J1) can be translated into the 32 system time slots (E1) in two different channel translation modes controlled by FMR1.CTM (FMR1\_T). Unequipped time slots are set to  $FF_{H}$ . See Table 43.

Channels (re	eceived time slots)	Time Slots on	Channels (re	ceived time slots)	Time Slots on	
Channel Translation Mode 0	Channel Translation Mode 1	system side	Channel Translation Mode 0	Channel Translation Mode 1	system side	
FS/DL	FS/DL	0	Unequipped	16	16	
1	1	1	13	17	17	
2	2	2	14	18	18	
3	3	3	15	19	19	
Unequipped	4	4	Unequipped	20	20	
4	5	5	16	21	21	
5	6	6	17	22	22	
6	7	7	18	23	23	
Unequipped	8	8	Unequipped	24	24	
7	9	9	19	Unequipped	25	
8	10	10	20	Unequipped	26	
9	11	11	21	Unequipped	27	
Unequipped	12	12	Unequipped	Unequipped	28	
10	13	13	22	Unequipped	29	
11	14	14	23	Unequipped	30	
12	15	15	24	Unequipped	31	

#### Table 43 Channel Translation Modes (DS1/J1)



In one frame or short buffer mode the delay through the receive buffer is reduced to an average delay of 96 or 48 bits respectively.

In bypass mode the time slot assigner is disabled. In this case SYPR programmed as input is ignored and the clock provided on pin SCLKR is ignored. Clocking is done with RCLK.

Slips are performed in all buffer modes except the bypass mode. After a slip is detected the read pointer is adjusted to one half of the current buffer size.

Table 44 gives an overview of the receive buffer operating modes (SIC1\_T).

SIC1.RBS(1:0)	Buffer Size	TS Offset Programming (RC(1:0)) + S YPR = input	Slip Performing
11	Bypass	Disabled	No
10	Short buffer		Yes
01	1 frame	recommended , recommended : SYPR = outpu t (usage of the RFM with CMR2.IRSP = '0')	Yes
00	2 frames	Enabled	Yes

#### Table 44 Receive Buffer Operation Modes (T1/J1)

**Figure 63** gives an idea of operation of the receive elastic buffer: A slip condition is detected when the write pointer (W) and the read pointer (R) of the memory are nearly coincident, i.e. the read pointer is within the slip limits (S +, S –). If a slip condition is detected, a negative slip (one frame or one half of the current buffer size is skipped) or a positive slip (one frame or one half of the current buffer size is read out twice) is performed at the system interface, depending on the difference between RCLK and the current working clock of the receive backplane interface, i.e. on the position of pointer R and W within the memory. A positive/negative slip is indicated by the interrupt status bits ISR3.RSP and ISR3.RSN (ISR3\_T).






Figure 63 The Receive Elastic Buffer as Circularly Organized Memory

### 5.2 Transmit Path in T1/J1 Mode

An overview about the transmit path of one channel of the OctalFALC<sup>TM</sup> for all modes is given in **Figure 29**. Only special T1/J1 functionalities are described in this chapter.

### 5.2.1 Transmit Elastic Buffer (T1/J1)

The transmit elastic store with a size of max. 386 bit (two frames) serves as a temporary store for the PCM data to adapt the system clock (SCLKX) to the internally generated clock for the transmit data, and to retranslate time slot structure used in the system to that of the line side. Its optimal start position is initiated when programming the transmit time slot offset values. A difference in the effective data rates of system side and transmit side lead to an overflow or underflow of the transmit memory. Thus, errors in data transmission to the remote end occur. This error condition (transmit slip) is reported to the microprocessor by interrupt status registers. The received bit stream from pin XDI is optionally stored in the transmit elastic buffer. The memory is organized as the receive elastic buffer. Programming of the transmit buffer size is done by SIC1.XBS(1:0) (SIC1\_T):

- XBS(1:0) = '00<sub>b</sub>': bypass of the transmit elastic buffer
- XBS(1:0) = '01<sub>b</sub>': one frame buffer or 193 bits Maximum of wander amplitude (peak-to-peak): (1 UI = 648 ns) System interface clocking rate: modulo 2.048 MHz: Maximum of wander: 70 UI in channel translation mode 0 Maximum of wander: 45 UI in channel translation mode 1 System interface clocking rate: modulo 1.544 MHz: Maximum of wander: 74 UI average delay after performing a slip: 96 bits
- XBS(1:0) = '10<sub>b</sub>': two frame buffer or 386 bits System interface clocking rate: modulo 2.048 MHz: 142 UI in channel translation mode 0 78 UI in channel translation mode 1 System interface clocking rate: modulo 1.544 MHz: Maximum of wander: 140 UI average delay after performing a slip: 193 bits
- XBS(1:0) = '11<sub>b</sub>': short buffer or 96 bits: System interface clocking rate: modulo 2.048 MHz: Maximum of wander: 28 UI in channel translation mode 0; channel translation mode 1 not supported System interface clocking rate: modulo 1.544 MHz: Maximum of wander: 38 UI average delay after performing a slip: 48 bits

The functions of the transmit buffer are:

- Clock adoption between system clock (SCLKX/R) and internally generated transmit route clock (XCLK) or externally sourced TCLK.
- Compensation of input wander and jitter.
- Frame alignment between system frame and transmit route frame



#### Reporting and controlling of slips

Writing of received data from XDI is controlled by SCLKX/R and SYPX/XMFS in combination with the programmed offset values for the transmit time slot/clock slot counters. Reading of stored data is controlled by the clock generated by DCO-X circuitry or the externally generated TCLK and the transmit framer. With the de-jittered clock data is read from the transmit elastic buffer and are forwarded to the transmitter. Reporting and controlling of slips is automatically done according to the receive direction. Positive/negative slips are reported in interrupt status bits ISR4.XSP and ISR4.XSN.

A reinitialization of the transmit memory is done by reprogramming the transmit time slot counter XC1 and with the next SYPX pulse. After that, this memory has its optimal start position.

The frequency of the working clock for the transmit system interface is programmable by SIC1.SSC(1:0) and SIC2.SSC2 in a range of 1.544 to 12.352 MHz/2.048 to 16.384 MHz, see Table 57. Generally the data or marker on the system interface are clocked off or latched on the rising or falling edge of the SCLKX clock, controlled by SIC3.RESX and SIC4.SYPXCE (SIC3\_T, SIC4\_T). Some clocking rates allow transmission of time slots/marker in different channel phases. Each channel phase which shall be latched on ports XDI and XP(A:B) is programmable by bits SIC2.SICS(2:0), the remaining channel phases are cleared or ignored respectively.

The following table gives an overview of the transmit buffer operating modes (SIC1\_T).

SIC1.XBS(1:0)	Buffer Size	TS Offset programming	Slip performance
00	Bypass	Enabled	No
11	Short buffer	Enabled	Yes
01	1 frame	Enabled	Yes
10	2 frames	Enabled	Yes

#### Table 45 Transmit Buffer Operating Modes (T1/J1)

### 5.3 Signaling Controller (T1/J1)

The signaling controller can be programmed to operate in various signaling modes. The OctalFALC<sup>™</sup> performs the following signaling and data link methods.

### 5.3.1 HDLC or LAPD Access (T1/J1)

The OctalFALC<sup>™</sup> offers three independent HDLC/BOM controller for each of the eight channels. All of them provide the following features:

- Receive FIFO for each channel, configurable up to 128 bytes, see also Chapter 3.4.3
- 128 byte transmit FIFO for each channel
- Transmission in one of 24 time slots (time slot number programmable for each channel individually)
- Transmission in even frames only, odd frames only or both (programmable for each channel individually)
- Bit positions to be used in selected time slots are maskable (any bit position can be enabled for each channel individually)
- HDLC or transparent mode
- Flag detection
- CRC checking
- Bit-stuffing
- Flexible address recognition (1 byte, 2 bytes)
- C/R bit processing (according to LAPD protocol)

In addition to this, HDLC channel 1 provides:

- SS7 support
- BOM (bit oriented message) support
- Flexibility to insert and extract data during certain time slots, any combination of time slots can be programmed independently for the receive and transmit direction

The receive FIFO structure is described in Chapter 3.4.3.



Operating in HDLC or BOM mode "flags" or "idle" are transmitted as interframe timefill. The OctalFALC<sup>™</sup> offers the flexibility to insert data during certain time slots. Any combinations of time slots can be programmed separately for the receive and transmit direction if using HDLC channel 1. HDLC channel 2 and 3 support one programmable time slot common for receive and transmit direction each.

Each of these HDLC controllers can be attached to either the line side (so called as "standard configuration", see **Figure 38**) or the system side ("inverse configuration", see **Figure 39**). Inverse HDLC mode is selected by setting MODE.HDLCI = '1', MODE2.HDLCI2 = '1' or MODE3.HDLCI3 = '1' (for each of the three HDLC controllers and each of the eight channels individually). Note that a detection of a Out-Band loop message (BOM code) on the line side is only possible if the HDLC/BOM controller 1 is attached to the line side; a detection of a BOM code on the system side is only possible in the "inverse" mode of the HDLC controller.




Figure 64 HDLC Controller Standard Configuration




Figure 65 HDLC Controller Inverse Configuration

The BOM receiver of the HDLC/BOM controller 1 is enabled by setting MODE.BRAC and CCR1.EITS. Switching between HDLC and BOM (if both MODE.BRAC and MODE.HRAC are set) is described in Chapter 5.3.4.

Each HDLC/BOM controller can be reset individually without disturbing the transmission on the remaining channels. Use CMDR.SRES for HDLC channel 1, CMDR3.SRES2 for HDLC channel 2 and CMDR4.SRES3 for HDLC channel 3, respectively (CMDR\_T, CMDR3\_T, CMR4\_T).

Note that CMDR.RRES resets the whole RX path and therefor all HDLC channels.

After a XDU interrupt on a HDLC controller, the appropriate transmit signalling controller must be reset.

After an RDO interrupt on a HDLC controller, the receive HDLC controller needs no reset. So a receive HDLC controller reset per channel is not necessary.

In case of common channel signaling the signaling procedure HDLC/SDLC or LAPD according to Q.921 is supported. The signaling controller of the OctalFALC<sup>TM</sup> performs the flag detection, CRC checking, address comparison and zero bit removing. The received data flow and the address recognition features can be performed in very flexible way, to satisfy almost any practical requirements. Depending on the selected address mode, the OctalFALC<sup>TM</sup> performs a 1 or 2-byte address recognition. If a 2-byte address field is selected, the high address byte is compared with the fixed value  $FE_{H}$  or  $FC_{H}$  (group address) as well as with two individually programmable values in RAH1 and RAH2 registers. According to the ISDN LAPD protocol, bit 1 of the high byte address is interpreted as command/response bit (C/R) and is excluded from the address comparison. Buffering of receive data is done in a 64 byte deep RFIFO.



In signaling controller transparent mode, fully transparent data reception without HDLC framing is performed, i.e. without flag recognition, CRC checking or bit stuffing. This allows user specific protocol variations.

### 5.3.2 Support of Signaling System #7 (T1/J1)

HDLC controller 1 of each of the eight channels of the OctalFALC<sup>TM</sup> supports the signaling system #7 (SS7) which is described in ITU-Q.703. The following description assumes, that the reader is familiar with the SS7 protocol definition.

SS7 support must be activated by configuring the register bits MODE.MDS(2:0) (MODE\_T). The SS7 protocol is supported by the following hardware features in receive mode:

- All Signaling Units (SU) are stored in the receive FIFO (RFIFO)
- Detecting of flags from the incoming data stream
- Bit stuffing (zero deletion)
- Checking of seven or more consecutive ones in the receive data stream
- Checking if the received Signaling Unit is a multiple of eight bits and at least six octets including the opening flag
- Calculation of the CRC16 checksum: In receive direction the calculated checksum is compared to the received one; errors are reported in register RSIS.
- Checking if the signal information field of a received signaling unit consists of more than 272 octets, in this case the current signaling unit is discarded.

In order to reduce the micro controller load, fill In signaling units (FISUs) are processed automatically. By examining the length indicator of a received signal unit the OctalFALC<sup>TM</sup> decides whether a FISU has been received. Consecutively received FISUs are compared and optionally not stored in the receive FIFO (RFIFO, up to 2 x 64 bytes), if the contents is equal to the previous one. The same applies to link status signaling units, if bit CCR5.CSF is set. The different types of signaling units as message signaling unit (MSU), link status signaling unit (LSSU) and fill in signaling units (FISU) are indicated in the RSIS register, which is automatically added to the RFIFO with each received signaling unit. The complete signaling unit except start and end flags is stored in the receive FIFO. The functions of bits CCR2.RCRC and CCR2.RADD (CCR2\_T) are still valid in SS7 mode. Errored signaling units are handled automatically according to ITU-T Q.703 as shown in Figure 40. SU counter (su) and errored SU counter (Cs) are reset by setting CMDR2.RSUC. The error threshold T can be selected to be 64 (default) or 32 by setting/clearing bit CCR5.SUET (CCR5\_T). If the defined error limit is exceeded, an interrupt (ISR1.SUEX) is generated, if not masked by IMR1.SUEX = '1'.

Note: If SUEX is caused by an aborted/invalid frame, the interrupt will be issued regularly until a valid frame is received (e.g. a FISU).






Figure 66 Automatic Handling of Errored Signaling Units

Data stored in the transmit FIFO (XFIFO) is sent automatically. The SS7 protocol is supported by the following hardware features in transmit direction:

- Transmission of flags at the beginning of each Signaling Unit
- Bit stuffing (zero insertion)
- Calculation of the CRC16 checksum: The transmitter adds the checksum to each Signaling Unit.

Each signaling unit written to the transmit FIFO (XFIFO) is sent once or repeatedly including flags, CRC checksum and stuffed bits. After e.g. an MSU has been transmitted completely, the OctalFALC<sup>TM</sup> optionally starts sending of FISUs containing the forward sequence number (FSN) and the backward sequence number (BSN) of the previously transmitted signaling unit. Setting bit CCR5.AFX causes Fill In Signaling Units (FISUs) to be sent continuously, if no HDLC or Signaling Unit (SU) is to be transmitted from XFIFO. During update of XFIFO, automatic transmission is interrupted and resumed after update is completed. The internally generated FISUs contain FSN and BSN of the last transmitted signaling unit written to XFIFO. Using CMDR.XREP = '1', the contents of XFIFO can be sent continuously. Clearing of CMDR.XRES/SRES stops the automatic repetition of transmission. This function is also available for HDLC frames, so no flag generation, CRC byte generation and bit stuffing is necessary. Example: After an MSU has been sent repetitively and XREP has been cleared, FISUs are sent automatically



# 5.3.3 CAS Bit-Robbing (T1/J1)

The channel associated signaling information (CAS) is carried on the line in the LSB of every sixth frame for each time slot. CAS operation mode of the OctalFALC<sup>TM</sup> is enabled in T1/J1 mode by setting of register bit FMR5.EIBR. Two basic modes can be select for receive and transmit direction independent from another:.

- Serial CAS: If RSIG is configured on one of the multifunction ports RPA, RPB or RPC, the received CAS information is given out on RSIG automatically, see Chapter 5.3.3.1. The CAS information is also stored in registers RS(12:1) (RS1\_T) aligned to the CAS multiframe boundary. If XSIG is configured on one of the multifunction ports XPA or XPB, the transmitted CAS information is taken from XSIG automatically and the information in the registers XS(12:1) (XS1\_T) is ignored, see Chapter 5.3.3.2.
- Parallel CAS: If RSIG is not configured on one of the multifunction ports RPA, RPB or RPC, the received CAS information is stored in registers RS(12:1) aligned to the CAS multiframe boundary, see Chapter 5.3.3.3. If XSIG is not configured on one of the multifunction ports XPA or XPB, the transmitted CAS information is taken from the registers XS(12:1), see Chapter 5.3.3.4.

In all this basic modes the following configurations can be done:

- Internal multiplexing of data and signaling data can be disabled on a per time slot basis ("clear channel" capability), see Chapter 5.5.6. This is valid for both serial and parallel CAS mode.
- Forcing of all robbed bits to '1' can be done to be not performed in CAS "cleared channels" by setting of XC0.BRF01.
- Bit robbing idle function can be done by setting XC0.BRIF. In this case bit robbing information is not overwritten by the idle code in idle channels. The bit robbing idle function in serial CAS and F72 mode is not operational.

### 5.3.3.1 Serial Receive CAS Bit-Robbing (T1/J1)

The complete received CAS information is output on pin RSIG.

The received CAS signaling data is clocked out with the working clock of the receive highway (SCLKR) together with the receive synchronization pulse (SYPR). Data on RSIG is transmitted in the last 4 bits per time slot and are time slot aligned to the data on RDO. In ESF format the A,B,C,D bits are placed in the bit positions 5 to 8 per time slot. In F12/72 format the A and B bits are repeated in the C and D bit positions. The first 4 bits per time slot can be optionally fixed high or low. The FS/DL time slot is transmitted on RDO and RSIG. During idle time slots no signaling information is transmitted. Data on RSIG are only valid if the freeze signaling status is inactive. With FMR2.SAIS all-ones data is transmitted on RDO and RSIG.

Updating of the received signaling information is controlled by the freeze signaling status. The freeze signaling status is automatically activated if a loss-of-signal, or a loss-of-frame-alignment or a receive slip occurs. The current freeze status is output on port FREEZE (RPA, RPB or RPC) and indicated by register SIS.SFS. If SIS.SFS is active updating of the registers RS(12:1) is disabled. Optionally automatic freeze signaling is disabled by setting bit SIC3.DAF.

After CAS resynchronization an interrupt is generated. Because at this time the signaling is still frozen, CAS data is not valid yet. Readout of CAS data has to be delayed until the next CAS multiframe is received.

### 5.3.3.2 Serial Transmit CAS Bit-Robbing (T1/J1)

In serial CAS mode the signaling data on pin XSIG is sampled with the working clock of the transmit system interface (SCLKX) together with the transmit synchronous pulse (SYPX). Data on XSIG is latched in the bit positions 5 to 8 per time slot, bits 1 to 4 are ignored. The FS/DL-bit is sampled on port XSIG and inserted in the outgoing data stream. The received CAS multiframe is inserted frame aligned into the data stream on XDI. Data sourced by the internal signaling controller overwrites the external signaling data which must be valid during the last frame of a multiframe. Internal multiplexing of data and signaling data can be disabled on a per time slot basis (clear channel capability). This is also valid when using the internal and external signaling mode.

### 5.3.3.3 Parallel Receive CAS Bit-Robbing (T1/J1)

Received CAS information is stored in registers RS(12:1) aligned to the CAS multiframe boundary.

To relieve the micro controller load from always reading the complete RS(12:1) buffer every 3 ms the OctalFALC<sup>TM</sup> notifies the micro controller by interrupt ISR0.RSC only when signaling changes from one multiframe to the next.



This interrupt can be suppressed for "cleared channels" by setting register bit CCR1.RSCC. Additionally the OctalFALC<sup>TM</sup> generates a receive signaling data change pointer (RSP1/2) which directly points to the updated RS(12:1) register.

Internal multiplexing of data and signaling data can be disabled on a per time slot basis (clear channel capability). This is also valid when using the internal and external signaling mode.

### 5.3.3.4 Parallel Transmit CAS Bit-Robbing (T1/J1)

The CAS information is taken from the registers XS(12:1). So the CAS information is controllable by the micro controller over the asynchronous, SPI or SCI interlace. The signaling controller inserts the CAS bit stream on the transmit line side.

### 5.3.4 Bit Oriented Messages (BOM) in ESF-DL Channel (T1/J1)

The OctalFALC<sup>™</sup> HDLC controller 1 of each of the eight channels supports the DL-channel protocol for ESF format according to ANSI T1.403 specification or according to AT&T TR54016. Bit oriented messaging (BOM) is an Out-band signaling method.

The OctalFALC<sup>™</sup> HDLC controller 1 supports detection of loop back BOM messages and automatic loop switching. This is described in **Chapter 5.5.8**.

The BOM code has the following format: '1111111  $0xxxxxx0_b$ ' were the first bit of every byte is the MSB and the last is the LSB. ('11111111\_b' is the BOM flag.) Sending is done as for HDLC, this means LSB first, so '11111111\_b' first. Note that this is consistent to the note 1) in the ANSI T1.403 specification: "rightmost bit transmitted first".

Note: The data written into the XFIFO and read out of the RFIFO have to be bitwise mirrored to get the corresponding bit oriented codes defined in the ANSI T1.403 specification.

The HDLC and bit oriented message (BOM) receiver of the HDLC/BOM controller 1 can be switched on independent from another by setting the register bits MODE.HRAC and MODE.BRAC respectively. If the OctalFALC<sup>™</sup> is used for HDLC formats only, the BOM receiver has to be switched off.

Storing of received DL-bit information in the receive FIFO (RFIFO, up to 128 byte deep) of the signaling controller and transmitting the XFIFO contents in the DL-bit positions is enabled by CCR1.EDLX,EITS =  $(10_b)(CCR1_T)$ . Bytes starting or ending with a (1) are not stored.

Three different BOM reception modes can be programmed by CCR1.BRM and CCR2.RBFE (CCR1\_T, CCR2\_T):

- 10 byte packet mode: CCR1.BRM = '0': After storing 10 BOM bytes into the RFIFO the receive status byte marking a BOM frame (RSIS.HFR) is added as the eleventh byte and an interrupt ISR0.RME is generated. The sampling of data bytes continues and interrupts are generated every tenth bytes until the HDLC flag is detected.
- Continuos reception: CCR1.BRM = ´1´: Interrupts are generated every 64, 32, 16 4 or 2 bytes, dependent on the configured RFIFO depth (see Chapter 3.4.3). After detecting a HDLC flag, byte sampling is stopped, the content of the status register RSIS is stored in the RFIFO and an interrupt ISR0.RME is generated.
- Continuos reception with 7 out of 10 filter mode: CCR1.BRM = '1' and CCR2.RBFE = '1': If CCR2.RFBE is set, the BOM receiver accepts only BOM frames after detecting 7 out of 10 equal BOM pattern. The content of the status register RSIS will not be written into the receive FIFO.

Switching between these modes is possible at any time.

Automatic switching between HDLC and BOM (if both MODE.BRAC and MODE.HRAC are set) will be done in the following way:

- After reset the HDLC/BOM controller is in HDLC mode.
- After eight consecutive ones ('FF<sub>H</sub>') were received: switching to BOM mode (note that eight consecutive ones are also an HDLC abort)
- After one HDLC flag ('7E<sub>H</sub>') was received: switching to HDLC mode (directly, additional HDLC flags are not necessary)
- A sequence  $(FF_{H})$ ,  $(7E_{H})$  is treated as a HDLC start flag

The status bit SIS.BOM (SIS\_T) reflects the actual mode of the HDLC/BOM controller.



Note that BOM codes  $(7E_{H})$  should be avoid.

If a BOM message occurs "inside" of a HDLC protocol, the HDLC protocol (frame) is corrupted due to the occurrence of the ABORT sequence.

### 5.3.5 4 kbit/s Data Link Access in F72 Format (T1/J1)

The DL-channel protocol is supported as follows:

- Access is done on a multiframe basis through registers RDL(3:1),
- The DL-bit information from frame 26 to 72 is stored in the receive FIFO of the signaling controller.

### 5.3.6 Data Link Access in ESF/F24 and F72 Format (T1/J1)

The DL-channel protocol is supported as follows:

- Access is done on a multiframe basis through registers RDL(3:1) and XDL(3:1), see Chapter 5.3.6.1, or
- HDLC access or transparent transmission (non HDLC mode) from XFIFO of HDLC channel 1

The signaling information stored in the XFIFO is inserted in the DL-bits of frame 26 to 72 in F72 format or in every other frame in ESF format. Transmission can be done on a multiframe boundary (CCR1.XMFA = (1)). Operating in HDLC or BOM mode "flags" or "idle" are transmitted as interframe timefill.

If enabled via CCR1.EDLX/EITS =  $(10_b)$ , the DL-bit information is stored in the receive FIFO of the signaling controller. The DL-bits stored in the XFIFO are inserted into the outgoing data stream. If CCR1.EDLX is cleared, a HDLC frame or a transparent frame can be sent or received via the RFIFO/XFIFO.

CCR1.XFMA	CCR1.EDLX	CCR1.EITS	FMR1.EDL	DL-Bit Access Mode
X	1	0	0	RFIFO, XFIFO
X	0	X	1	RDL(3:1), XDL(3:1)
X	0	X	0	Transparent

#### Table 46 DL-Bit Access Modes (T1/J1)


### 5.3.6.1 DL-Bit Access in ESF Format (T1/J1)

Only in ESF format two modes for accessing of the received and transmit DL-bits on a multiframe basis through registers RDL(3:1) and XDL(3:1) are performed by the OctalFALC<sup>TM</sup>: Selection is done by register bit FMR5.DLM (FMR5\_T) common for the receive and the transmit direction. Receive and transmit direction works accordingly. A receive multiframe begin interrupt is provided to read the received data DL-bits out of the registers RDL(3:1). A transmit multiframe begin interrupt requests for writing new information to the DL-bit registers XDL(3:1). The contents of registers XDL(3:1) is subsequently sent out on the transmit multiframe basis if it is enabled via FMR1.EDL.


- Standard DL-bit access: FMR5.DLM = '0', see Figure 67 for receive direction. Sampling of DL-bits is done on a multiframe basis and stored in the registers RDL(2:1). Reading of the registers must be done by the micro controller after every receive multiframe begin interrupt. Writing into the registers XDL(2:1) must be done by the micro controller after every transmit multiframe begin interrupt
- Improved DL-bit access (only possible in ESF format): FMR5.DLM = '1', see Figure 68 for receive direction. Sampled DL-bits are stored in the registers RDL(3:1). Reading of the registers must be done by the micro controller only after every second receive multiframe begin interrupt. Writing into the registers XDL(3:1) must be done by the micro controller also only after every second transmit multiframe begin interrupt. This reduces the number of required register accesses by 25 %.

Using the improved access bit oriented messages (BOM) can be inserted continuously without additional micro controller access every multiframe.











### 5.3.7 Periodical Performance Report in ESF/F24 Format (T1/J1)

According to ANSI T1.403 the OctalFALC<sup>TM</sup> can automatically generate the **P**eriodical **P**erformance **R**eport (PPR) and

- Transmit it every second in the data link channel of the extended superframe format (ESF/F24 only). Automatic
  sending of this report can be enabled/disabled by the use of bit CCR5.EPR. A single report can be initiated
  manually at any time by setting CMDR2.XPPR. Then last PPR is send once and CMD2.XPPR is cleared
  automatically after sending was finished. and
- Store the actual performance parameters (of t<sub>0</sub>) in the registers PPR0 and PPR1 (PPR0\_T). New performance
  data is accessible immediately after the one-second interrupt is triggered and must be read before the next
  one-second interrupt occurs.



Performance information is sampled every second and the report contains data of the last four seconds as shown in the following tables.

Octet No.	8	7	6	5	4	3	2	1	Time	
1	FLAG =	FLAG = '01111110 <sub>b</sub> '								
2	SAPI =	· ´001110 <sub>b</sub>	,				CR <sup>2)</sup>	EA=0		
3	TEI = 1	000000 <sub>b</sub>	,				H	EA=1		
4	CONT	ROL = ´00	000011 <sub>b</sub> ´ :	= unacklov	wledged fra	ame				
5	G3	LV	G4	U1	U2	G5	SL	G6	tO	
6	FE	SE	LB	G1	R	G2	Nm	N1		
7	G3	LV	G4	U1	U2	G5	SL	G6	t0-1 s	
8	FE	SE	LB	G1	R	G2	Nm	N1		
9	G3	LV	G4	U1	U2	G5	SL	G6	t0-2 s	
10	FE	SE	LB	G1	R	G2	Nm	N1		
11	G3	LV	G4	U1	U2	G5	SL	G6	t0-3 s	
12	FE	SE	LB	G1	R	G2	Nm	N1		
13	FCS				·					
14	FCS									
15	FLAG =	= ′011111	10 <sub>b</sub> ′							

 Table 47
 Structure of Periodical Performance Report (T1/J1)<sup>1)</sup>

1) The rightmost bit (bit 1) is transmitted first for all fields except for the two bytes of the FCS that are transmitted leftmost bit (bit 8) first.

2) Reflects state of bit CCR5.CR

#### Table 48 Bit Functions in Periodical Performance Report<sup>1)</sup>

Bit Value	Interpretation			
G1 = 1	Number of CRC error events = 1			
G2 = 1	1 < number of CRC error events < 5			
G3 = 1	5 < number of CRC error events < 10			
G4 = 1	10 < number of CRC error events < 100			
G5 = 1	100 < number of CRC error events < 319			
G6 = 1	Number of CRC error events $\geq$ 320			
SE = 1	Severely errored framing event $\geq$ 1 (FE shall be $\hat{0}$ )			
FE = 1	Frame synchronization bit error event $\geq$ 1 (SE shall be '0')			
LV = 1	Line code violation event $\geq$ 1			
SL = 1	Slip event > 1			
LB = 1	Payload loop-back activated			
U1	Not used (default value = ´0´)			
U2	Not used (default value = ´0´)			
R	Not used (default value = ´0´)			
NmNi	One-second report modulo 4 counter			

1) According to ANSI T1.403



#### 5.4 Framer Operating Modes (T1/J1)

#### 5.4.1 General (T1/J1)

The general parameters are:

FMR1.PMOD	:	1
PCM line bit rate	:	1.544 Mbit/s
Single frame length	:	193 bit, No. 1…193
Framing frequency	:	8 kHz
Organization	:	24 time slots, No. 124 with 8 bits each, No. 18 and one preceding F-bit

#### Summary of supported T1/J1 Framing Modes:

- F4 : 4-frame multiframe
- F12 12-frame multiframe (D4)
- ESF Extended Superframe (F24)
- 72-frame multiframe (SLC96) F72 :

Selection of one of the four permissible framing formats is done by the register bits FMR4.FM(1:0) for the receiver and for the transmitter. (FMR4\_T)

The operating mode of the OctalFALC<sup>TM</sup> is selected by programming the carrier data rate and characteristics, line code, multiframe structure, and signaling scheme.

The OctalFALC<sup>™</sup> implements all of the standard and/or common framing structures PCM24 (T1/J1, 1.544 Mbit/s) carriers. The internal HDLC controller supports all signaling procedures including signaling frame synchronization/synthesis in all framing formats.

After reset, the OctalFALC<sup>TM</sup> must be programmed with FMR1.PMOD = 11 to enable the T1/J1 (PCM24) mode.

#### 5.4.2 General Aspects of Synchronization (T1/J1)

Synchronization status is reported by bit FRS0.LFA (Loss Of Frame Alignment). Framing errors (pulse frame and multiframe) are counted by the Framing Error Counter FEC.

Asynchronous state is reached if 2 out of 4 (bit FMR4.SSC(1:0) =  $(00_{h})$ ) (FMR4\_T), or 2 out of 5 (bit FMR4.SSC(1:0) =  $(01_b)$ , or 2 out of 6 (bit FMR4.SSC(1:0) =  $(10_b)$ , or 4 consecutive multiframe pattern in ESF format are incorrect (bit FMR4.SSC(1:0) =  $(11_b)$ ). If auto mode is enabled, counting of framing errors is interrupted.

The resynchronization procedure is controlled by either one of the following procedures:

- FMR4.AUTO = '1': Automatically. Additionally, it can be triggered by the user by setting/resetting one of the bits FMR0.FRS (force resynchronization) or FMR0.EXLS (external loss of frame).
- FMR4.AUTO = '0': User controlled, exclusively, by the control bits described above in the non-auto mode .

#### 5.4.3 Addition for F12 and F72 Format (T1/J1)

FT and FS bit conditions, i.e. pulse frame alignment and multiframe alignment can be handled separately if programmed by bit FMR2.SSP. Thus, a multiframe resynchronization can be automatically initiated after detecting 2 errors out of 4/5/6 consecutive multiframing bits without influencing the state of the terminal framing.

In the synchronous state, the setting of FMR0.FRS or FMR0.EXLS resets the synchronizer and initiates a new frame search. The synchronous state is reached if there is only one definite framing candidate. In the case of repeated apparent simulated candidates, the synchronizer remains in the asynchronous state.



In asynchronous state, the function of FMR0.EXLS is the same as above. Setting bit FMR0.FRS induces the synchronizer to lock onto the next available framing candidate if there is one. Otherwise a new frame search is started. This is useful in case the framing pattern that defines the pulse frame position is imitated periodically by a pattern in one of the speech/data channels.

The control bit FMR0.EXLS should be used first because it starts the synchronizer to search for a definite framing candidate.

To observe actions of the synchronizer, the Frame Search Restart Flag FRS0.FSRF is implemented. It toggles at the start of a new frame search if no candidate has been found at previous attempt.

When resynchronization is initiated, the following values apply for the time required to achieve the synchronous state in case there is one definite framing candidate within the data stream:

Frame Mode	Average [ms]	Maximum [ms]	
F4	1.0	1.5	
F12	3.5	4.5	
ESF	3.4	6.125	
F72	13.0	17.75	

#### Table 49 Resynchronization Timing (T1/J1)






Figure 69 Influences on Synchronization Status (T1/J1)

Figure **Figure 69** gives an overview of influences on synchronization status for the case of different external actions. Activation of auto mode and non-auto mode is performed by bit FMR4.AUTO. Generally, for initiating resynchronization it is recommended to use bit: FMR0.EXLS first. In cases where the synchronizer remains in the asynchronous state, bit FMR0.FRS is used to enforce it to lock onto the next framing candidate, although it might be a simulated one.

### 5.4.4 4-Frame Multiframe (F4 Format, T1/J1)

The allocation of the FT-bits (bit 1 of frames 1 and 3) for frame alignment signal is shown in **Table 50**. The FS-bit can be used for signaling. Remote alarm (yellow alarm) is indicated by setting bit 2 to '0' in each time slot.



Frame Number	FT	FS	
1	1	Service bit	
2	_		
3	0	Service bit	
4	_		

### Table 50 4-Frame Multiframe Structure (T1/J1)

### 5.4.4.1 Synchronization Procedure (T1/J1)

For multiframe synchronization, the terminal framing bits (FT-bits) are observed. The synchronous state is reached if at least one terminal framing candidate is definitely found, or the synchronizer is forced to lock onto the next available candidate (FMR0.FRS).

### 5.4.5 12-Frame Multiframe (D4 or SF Format, T1/J1)

Normally, this kind of multiframe structure only makes sense when using the CAS robbed-bit signaling. The multiframe alignment signal is located at the FS-bit position of every other frame (refer to **Table 51**).

Frame Number	FT	FS	Signaling Channel Designation
1	1	_	AB
2	_	0	
3	0	_	
4	_	0	
5	1	_	
6	_	1	
7	0	—	
8	_	1	
9	1	—	
10	-	1	
11	0	—	
12	-	0	

 Table 51
 12-Frame Multiframe Structure (T1/J1)

There are two possibilities of remote alarm (yellow alarm) indication:

- Bit 2 = '0' in each time slot of a frame, selected with bit FMR0.SRAF = '0'
- The last bit of the multiframe alignment signal (bit 1 of frame 12) changes from '0' to '1', selected with bit FMR0.SRAF = '1'.

### 5.4.5.1 Synchronization Procedure (T1/J1)

In the synchronous state terminal framing (FT-bits) and multiframing (FS-bits) are observed, independently. Further reaction on framing errors depends on the selected synchronization/resynchronization procedure by register bit FMR2.SSP (FMR2\_T):

- FMR2.SSP = '0': terminal frame and multiframe synchronization are combined. Two errors within 4/5/6 framing bits (by bits FMR4.SSC(1:0)) of one of the above leads to the asynchronous state for terminal framing **and** multiframing. Additionally to the bit FRS0.LFA, loss of multiframe alignment is reported by bit FRS0.LMFA. The resynchronization procedure starts with synchronizing upon the terminal framing. If the pulse framing has been regained, the search for multiframe alignment is initiated. Multiframe synchronization has been regained after two consecutive correct multiframe patterns have been received.
- FMR2.SSP = '1': terminal frame and multiframe synchronization are separated Two errors within 4/5/6 terminal framing bits lead to the same reaction as described above for the "combined" mode. Two errors within 4/5/6 multiframing bits lead to the asynchronous state only for the multiframing. Loss of multiframe alignment



is reported by bit FRS0.LMFA. The state of terminal framing is not influenced. Now, the resynchronization procedure includes only the search for multiframe alignment. Multiframe synchronization has been regained after two consecutive correct multiframe patterns have been received.

### 5.4.6 Extended Superframe (F24 or ESF Format, T1/J1)

The use of the first bit of each frame for the multiframe alignment word (FAS), the data link bits (DL), and the CRC bits is shown in Table 52:

Multiframe		Signaling Channel			
Frame Number	Multiframe Bit Assignme			nents	Designation
	Number	FAS	DL	CRC	
1	0	_	m	_	
2	193	_	_	e1	
3	386	_	m	_	
4	579	0	_	_	
5	772	_	m	_	
6	965	_	_	e2	A
7	1158	_	m	_	
8	1351	0	_	_	
9	1544	_	m	_	
10	1737	_	_	e3	
11	1930	_	m	_	
12	2123	1	_	_	В
13	2316	_	m	_	
14	2509	_	_	e4	
15	2702	_	m	_	
16	2895	0	_	_	
17	3088	_	m	_	
18	3231	_	_	e5	С
19	3474	_	m	_	
20	3667	1	_	_	
21	3860	_	m	_	
22	4053	_	_	e6	
23	4246	_	m	_	
24	4439	1	_	_	D

Table 52 Extended Superframe Structure (F24, ESF; T1/J1)

### 5.4.6.1 Synchronization Procedures (T1/J1)

For multiframe synchronization the FAS-bits are observed. Synchronous state is reached if at least one framing candidate is definitely found, or the synchronizer is forced to lock onto the next available candidate (FMR0.FRS).

In the synchronous state the framing bits (FAS-bits) are observed. The following conditions selected by the register bits FMR4.SSC(1:0) (FMR4\_T) lead to the asynchronous state:

- Two errors within 4/5/6 framing bits
- Two or more erroneous framing bits within one ESF multiframe
- More than 320 CRC6 errors per second interval (FMR5.SSC2)
- 4 incorrect (1 out of 6) consecutive multiframes independent of CRC6 errors. There are four multiframe synchronization modes selectable using FMR2.MCSP and FMR2.SSP.
- FMR2.MCSP/SSP = '00<sub>b</sub>': In the synchronous state, the setting of FMR0.FRS or FMR0.EXLS resets the synchronizer and initiates a new frame search. The synchronous state is reached again, if there is only one definite framing candidate. In the case of repeated apparent simulated candidates, the synchronizer remains in the asynchronous state. In asynchronous state, setting bit FMR0.FRS induces the synchronizer to lock onto



the next available framing candidate if there is one. At the same time the internal framing pattern memory is cleared and other possible framing candidates are lost.

- FMR2.MCSP/SSP = '01<sub>b</sub>': Synchronization is achieved when 3 consecutive multiframe pattern are correctly found independent of the occurrence of CRC6 errors. If only one or two consecutive multiframe pattern were detected the OctalFALC<sup>TM</sup> stays in the asynchronous state, searching for a possible additionally available framing pattern. This procedure is repeated until the framer has found three consecutive multiframe pattern in a row.
- FMR2.MCSP/SSP = '10<sub>b</sub>': This mode has been added in order to be able to choose multiple framing pattern candidates step by step. I.e. if in synchronous state the CRC error counter indicates that the synchronization might have been based on an alias framing pattern, setting of FMR0.FRS leads to synchronization on the next candidate available. However, only the previously assumed candidate is discarded in the internal framing pattern memory. The latter procedure can be repeated until the framer has locked on the right pattern (no extensive CRC errors). The synchronizer is reset completely and initiates a new frame search, if there is no multiframing found. In this case bit FRS0.FSRF toggles.
- FMR2.MCSP/SSP = '11<sub>b</sub>': Synchronization including automatic CRC6 checking Synchronization is achieved when framing pattern are correctly found and the CRC6 checksum is received without an error. If the CRC6 check failed on the assumed framing pattern the OctalFALC<sup>TM</sup> stays in the asynchronous state, searching for a possible available framing pattern. This procedure is repeated until the framer has locked on the right pattern. This automatic synchronization mode has been added in order to reduce the microprocessor load.

### 5.4.6.2 Remote Alarm (yellow alarm) Generation/Detection (T1/J1)

Remote alarm (yellow alarm) is indicated by the periodical pattern "1111 1111 0000 0000  $\dots_{b}$ " in the DL-bits (T1 mode, RC0.SJR = (0)). Remote alarm is declared even in the presence of a bit error rate of up to  $10^{-3}$ . The alarm is reset when the yellow alarm pattern no longer is detected.

Depending on bit RC0.SJR = (1) the OctalFALC<sup>TM</sup> generates and detects the remote alarm according to JT G. 704. In the DL-bit position 16 continuous "1" are transmitted if FMR0.SRAF = (0) and FMR4.XRA = (1).

### 5.4.6.3 CRC6 Generation and Checking (T1/J1)

Generation and checking of CRC6 bits transmitted/received in the E(6:1) bit positions is done according to ITU-T G.706. The CRC6 checking algorithm is enabled by bit FMR1.CRC. If not enabled, all check bits in the transmit direction are set. In the synchronous state received CRC6 errors are accumulated in a 16-bit error counter and are additionally indicated by an interrupt status.

CRC6 inversion

If enabled by bit RC0.CRCI, all CRC bits of one outgoing extended multiframe are automatically inverted in case a CRC error is flagged for the previous received multiframe. Setting the bit RC0.XCRCI inverts the CRC bits before transmitted to the distant end. This function is logically ored with RC0.CRCI.

• CRC6 generation/checking according to JT G.706

Setting of RC0.SJR the OctalFALC<sup>™</sup> generates and checks the CRC6 bits according to JT G.706. The CRC6 checksum is calculated including the FS/DL-bits. In synchronous state CRC6 errors increment an error counter.

### 5.4.7 72-Frame Multiframe (SLC96 Format, T1/J1)

The 72-multiframe is an alternate use of the FS-bit pattern and is used for carrying data link information. This is done by stealing some of redundant multiframing bits after the transmission of the 12-bit framing header, see **Table 53**. The position of A and B signaling channels (robbed bit signaling) is defined by zero-to-one and one-to-zero transitions of the FS-bits and is continued when the FS-bits are replaced by the data link bits.

Remote alarm (yellow alarm) is indicated by setting bit 2 to zero in each time slot. An additional use of the D-bits for alarm indication is user defined and must be done externally.



# 5.4.7.1 Synchronization Procedure (T1/J1)

In the synchronous state terminal framing (FT-bits) and multiframing (FS-bits of the framing header) are observed independently. Further reaction on framing errors depends on the selected synchronization/resynchronization procedure by the register bit FMR2\_SSP (FMR2\_T):

- FMR2.SSP = '0': terminal frame and multiframe synchronization are combined Two errors within 4/5/6 framing bits (by bits FMR4.SSC(1:0)) of one of the above lead to the asynchronous state for terminal framing and multiframing. Additionally to The resynchronization procedure starts with synchronizing upon the terminal framing. If the pulse framing has been regained, the search for multiframe alignment is initiated. Multiframe synchronization has been regained after two consecutive correct multiframe patterns have been received.
- FMR2.SSP = '1': terminal frame and multiframe synchronization are separated Two errors within 4/5/6 terminal framing bits lead to the same reaction as described above for the "combined" mode. Two errors within 4/5/6 multiframing bits lead to the asynchronous state only for the multiframing. Loss of multiframe alignment is reported by bit FRS0.LMFA. The state of terminal framing is not influenced. Now, the resynchronization procedure includes only the search for multiframe alignment. Multiframe synchronization has been regained after two consecutive correct multiframe patterns have been received.

Frame Number	FT	FS	Signaling Channel Designation
1	1	-	
2	_	0	
3	0	_	
4	_	0	
5	1	_	
6	_	1	A
7	0	_	
8	_	1	
9	1	_	
10	-	1	
11	0	_	
12	_	0	В

Table 53 72-Frame Multiframe Structure (T1/J1)
--



Frame Number	FT	FS	Signaling Channel Designation
13	1	_	
14	_	0	
15	0	_	
16	_	0	
17	1	_	
18	_	1	А
19	0	_	
20	_	1	
21	1	_	
22	_	1	
23	0	_	
24	-	D	В
25	1	—	
26	_	D	
27	•		
28	•		
	1	_	
66	_	D	А
67	0	_	
68	-	D	
69	1	_	
70	_	D	
71	0	_	
72	-	0	В

### Table 5372-Frame Multiframe Structure (T1/J1) (cont'd)

## 5.4.8 Summary of Frame Conditions (T1/J1)

The summary is shown in Table 54:

### Table 54 Summary Frame Recover/Out of Frame Conditions (T1/J1)

Format	Frame Recover Condition	Out of Frame Condition
F4	Only one FT pattern found, optional forcing on next available FT framing candidate	2 out of 4/5/6 incorrect FT-bits



Format	Frame Recover Condition	Out of Frame Condition
F12 (D4) and F72 (SLC96)	<ul> <li>FMR2.SSP = '0':</li> <li>Combined FT + FS framing search: First searching for FT pattern with optional forcing on next available framing candidates and then for 2 consecutive correct FS pattern<sup>1)</sup>.</li> <li>FMR2.SSP = '1':</li> <li>Separated FT + FS pattern search: Loss of FT framing starts first search for FT and then for 2 consecutive correct FS pattern1). Loss of FS framing starts only the FS pattern1) search.</li> </ul>	FMR2.SSP = '0': 2 out of 4/5/6 incorrect FT- or FS-bits FMR2.SSP = '1': 2 out of 4/5/6 incorrect FT-bits searched in FT and FS framing bits, 2 out of 4/5/6 incorrect FS-bits searched only the FS framing.
F24 (ESF)	FMR2.MCSP/SSP = $`00_b`$ :only one FAS pattern found, optional forcing onnext available FAS framing candidate withdiscarding of all remaining framing candidates.FMR2.MCSP/SSP = $`01_b`$ :3 consecutive correct multiframing foundindependent of CRC6 errors.FMR2.MCSP/SSP = $`10_b`$ :choosing multiple framing pattern step by step,optional forcing on next available FAS framingpattern with discarding only of the previousassumed framing candidate.FMR2.MCSP/SSP = $`11_b`$ :FAS framing correctly found and CRC6 checkerror free.	2 out of 4/5 incorrect FAS-bits or 2 out of 6 incorrect FAS-bits per multiframe or 4 consecutive incorrect multiframing pattern or more than 320 CRC6 errors per second interval

#### Table 54 Summary Frame Recover/Out of Frame Conditions (T1/J1) (cont'd)

1) In F12 (D4) format bit 1 in frame 12 is excluded from the synchronization process.

### 5.5 Additional Receive Framer Functions (T1/J1)

The additional framer functions are described in the following chapters:

### 5.5.1 Error Performance Monitoring and Alarm Handling (T1/J1)

- Alarm Indication Signal: Detection and recovery is flagged by bit FRS0.AIS and ISR2.AIS. Transmission is enabled by bit FMR1.XAIS.
- Loss-Of-Signal: Detection and recovery is flagged by bit FRS0.LOS and ISR2.LOS.
- Remote Alarm Indication: Detection and release is flagged by bit FRS0.RRA and ISR2.RA/RAR. Transmission is enabled by bit FMR4.XRA. The automatic transmit remote alarm feature in case of LFA can be enabled by setting FMR2.AXRA.
- Severely Errored Frames, see also Chapter 5.5.1.1.
- Excessive Zeros: Detection is flagged by bit FRS1.EXZD.
- Pulse-Density Violation: Detection is flagged by bit FRS1.PDEN and ISR0.PDEN.
- Transmit Line Shorted: Detection and release is flagged by bit FRS1.XLS and ISR1.XLSC, see also Chapter 3.7.6
- Transmit 'Ones'-Density: Detection and release is flagged by bit FRS1.XLO and ISR1.XLSC.



Alarm	Detection Condition	Clear Condition
Red Alarm or Loss-Of-Signal (LOS)	No transitions (logical zeros) in a programmable time interval of 16 to 4096 consecutive pulse periods. Programmable receive input signal threshold	Programmable number of ones (1 to 256) in a programmable time interval of 16 to 4096 consecutive pulse periods. A one is a signal with a level above the programmed threshold. or The pulse-density is fulfilled and no more than 15 contiguous zeros during the recovery interval are detected.
Blue Alarm or Alarm Indication Signal (AIS)	FMR4.AIS3 = ´0´: less than 3 zeros in 12 frames or 24 frames (ESF), FMR4.AIS3 = ´1´: less than 4 zeros in 12 frames or less than 6 zeros in 24 frames (ESF)	Active for at least one multiframe. FMR4.AIS3 = $'0'$ : more than 2 zeros in 12 or 24 frames (ESF), FMR4.AIS3 = $'1'$ : more than 3 zeros in 12 frames or more than 5 zeros in 24 frames (ESF)
Yellow Alarm or Remote Alarm (RRA) <sup>1)</sup>	RC1.RRAM = '0': bit 2 = '0' in 255 consecutive time slots or FS-bit = '1' of frame12 in F12 (D4) format or $8 \times 1, 8 \times 0$ in the DL channel (ESF) RC1.RRAM = '1': bit 2 = '0' in every time slot per frame or FS-bit = 1 of frame12 in F12 (D4) format or $8 \times 1, 8 \times 0$ in the DL channel (ESF)	RC1.RRAM = '0': set conditions no longer detected. RC1.RRAM = '1': bit 2 = '0' not detected in 3 consecutive frames or FS-bit not detected in 3 consecutive multiframes or $8 \times 1, 8 \times 0$ not detected for 3 times in a row (ESF).
Severely Errored Frames (SEF) Indication	Two or more frame bit errors in the timing window are detected.	Signal is in-frame and there are less than two frame bit errors in the timing window
Excessive Zeros (EXZD)	More than 7 (B8ZS code) or more than 15 (AMI code) contiguous zeros	Latched Status: cleared on read
Pulse-Density Violation (PDEN)	Less than N ones in each and every time window of 8 $x(N+1)$ time slots with N taking all values of 1 to 23 or more than 15 consecutive zeros	Latched Status: cleared on read
Transmit Line Short (XLS)	More than 3 pulse periods with highly increased transmit line current on XL1/2	Transmit line current limiter inactive
Transmit ´Ones´- Density (XLO)	32 consecutive zeros in the transmit data stream on XL1/2	Cleared with each transmitted pulse

#### Table 55 Summary of Alarm Detection and Release (T1/J1)

1) RRA detection operates in the presence of  $10^{3}$  bit error rate.

### 5.5.1.1 Severely Errored Frame Indication SEF (T1/J1)

An SEF interrupt statusbit ISR7.SEFEI (ISR7\_T) and an appropriate mask register bit IMR7.SEFEI is provided, which shows if severely errored frames (SEF) were detected according to ANSI-T1.231 chapter 6.1.2.2.2.

An SEF defect is determined by examining contiguous time windows for frame bit errors. For SF the window size is 0.75 ms, and only the  $F_T$  bits are examined. For ESF the window size is 3 ms, and only the frame pattern sequence (FPS) bits are examined.



Note that an AIS-CI and an AIS signal (alarm indication signal) or a signal that is OOF (out of frame) will typically cause an SEF defect.

For indication and clear condition see **Table 55**.

### 5.5.2 Automatic Modes (T1/J1))

In T1/J1 mode the following automatic modes are performed by the OctalFALC<sup>™</sup>:

- Automatic remote alarm (Yellow Alarm) access: If the receiver has lost its synchronization (FRS0.LFA) a
  remote alarm (yellow alarm) is sent to the distant end automatically, if enabled by bit FMR2.AXRA. In
  synchronous state the remote alarm bit is removed.
- Automatic AIS to system interface: In asynchronous state the synchronizer enforces an AIS to the receive system interface automatically. However, received data is switched through transparently if bit FMR2.DAIS is set.
- Automatic clock source switching: In slave mode (LIM0.MAS = ´0´) the DCO-R synchronizes on the recovered route clock. In case of loss-of-signal (LOS) the DCO-R switches to master mode automatically. If bit CMR1.DCS is set, automatic switching from recovered route clock to SYNC is disabled, see also Table 16.
- Automatic transmit clock switching, see Chapter 3.7.3.
- Automatic freeze signaling: Updating of the received signaling information is controlled by the freeze signaling status. The freeze signaling status is activated automatically, if a loss-of-signal or a loss of multiframe alignment or a receive slip occurs. The internal signaling buffer RS(12:1) is frozen. Optionally automatic freeze signaling is disabled by setting bit SIC3.DAF = '1'.
- Automatic local and remote loop switching based on In-Band loop codes, see Chapter 5.5.7.
- Automatic payload and remote loop switching based on Out-Band loop codes, see Chapter 5.5.8.

### 5.5.3 Error Counter (T1/J1)

The OctalFALC<sup>™</sup> offers six error counters where each of them has a length of 16 bit. They record code violations, framing bit errors, CRC6 bit errors, errored blocks and the number of received multiframes in asynchronous state or the changes of frame alignment (COFA):

- Frame Errror Counter (FEC), see Chapter 5.5.3.1.
- COFA event counter
- PRBS Bit Error Counter (BEC)
- CRC Error Counter (CEC)
- Errored Block counter.
- Code violation counter.

Counting of the counters can be disabled by appropriate bits in the register DEC (**DEC\_T**).

Counting of the multiframes in asynchronous state and of the COFA parameter is done in a 6/2-bit counter. Each of the error counters is buffered. Buffer update is done in two modes:

- One-second accumulation
- On demand using handshake with writing to the DEC register.

In the one-second mode an internal/external one-second timer updates these buffers and resets the counter to accumulate the error events in the next one-second period. The error counter cannot overflow. Error events occurring during error counter reset are not be lost.

### 5.5.3.1 Frame Error Counter FEC (T1/J1)

The kind of count up behaviour of the frame error counter FEC can be controlled in the OctalFALC<sup>TM</sup> by the register bit DEC.FECC (**DEC\_T**) because there are differences in the ANSI standard T1- 403 between 1995 and 1999:

- FEC count up will be done also if a severely error occurs as it is described in ANSI-T1-403 1995: DEC.FECC = '0'.
- FEC count up is not done if a simultaneous severely error occurs as described in ANSI-T1-403 1999: DEC.FECC = '1'.

Note that the FEC status is stored in the registers FECH and FECL.



# 5.5.4 Errored Second (T1/J1)

The OctalFALC<sup>™</sup> supports the error performance monitoring by detecting the following alarms or error events in the received data: framing errors, CRC errors, code violations, loss of frame alignment, loss-of-signal, alarm indication signal, receive and transmit slips. With a programmable interrupt mask register ESM all these alarms or error events can generate an Errored Second Interrupt (ISR3.ES) if enabled.

# 5.5.5 One-Second Timer (T1/J1)

A one-second timer interrupt can be generated internally to indicate that the enabled alarm status bits or the error counters have to be checked. The one-second timer signal is output on port SEC/FSC (GPC1.CSFP1/0). Optionally synchronization to an external second timer is possible which has to be provided on pin SEC/FSC. Selecting the external second timer is done with GCR.SES.

In compatibility mode of the OctalFALC<sup>TM</sup> (pin COMP = '1') the register GPC1 (global port configuration register 1, GPC1\_T) is used in every of the both pseudo QuadFALC<sup>®</sup> s to configure the sources of FSC out of the 4 channels. So with these one GPC1 register per pseudo QuadFALC<sup>®</sup> its only possible to control a 4:1 multiplexer. But really eight channels exists in the OctalFALC<sup>TM</sup> and therefor 8:1 multiplexing must be performed, because only one FSC/SEC pin exists in the OctalFALC<sup>TM</sup>. Figure 70 shows the principle of the solution using an additional 2:1 multiplexer.

The 2:1 multiplexer is controlled by the register bits GPC1.CSFP(1:0) of the second Pseudo QuadFALC<sup>®</sup>: If the SEC/FSC pin is configured as output by these bits, the second Pseudo QuadFALC<sup>®</sup> is the source of SEC/FSC. Enable of the SEC/FSC pin as output is performed by the register bits GPC1.CSFP(1:0) of the first and the second Pseudo QuadFALC<sup>®</sup> were all are logical ored.

For COMP = '0' the one global GPC2 register is used instead of the both GPC1 registers in compatibility mode.




Figure 70 Principle of Configuring the SEC/FSC Pin

# 5.5.6 Clear Channel Capability (T1/J1)

For support of common T1 applications, clear channels can be specified through the 3-byte register bank CCB(1:3). In this mode the contents of selected transmit time slots are not overwritten by internally or externally sourced bit-robbing and zero code suppression (B7 stuffing) information. See also **Chapter 5.3.3**.



# 5.5.7 In-Band Loop Generation, Detection and Loop Switching (T1/J1)

In-band Signaling is an unchannelized signaling method. All data bits of all time slots of a frame can be used by the In-band signaling information.

Detection and generation of In-band Loop code is supported by the OctalFALC<sup>TM</sup> on the line side and on the system side independent from another.

The OctalFALC<sup>™</sup> generates and detects framed or unframed In-band codes. The so called loop-up code (for loop activation) and loop-down code (for loop deactivation) are recognized. If the 1. bit of a frame (frame bit) is used for In-Band signaling it is the so called "unframed" signaling, otherwise it is called "framed" signaling. The selection between framed or unframed in-band loop code is done by LCR1.FLLB.

The maximum allowed bit error rate within the loop codes can be up to  $10^{-2}$  for proper detection of the loop codes. One "In-band loop sequence" consists of a bitsequence of 51200 consequtive bits. The In-band loop code detection is based on the examination of such "In-band loop sequences".

The following In-band loop code functionality is performed by the OctalFALC<sup>™</sup>:

- The necessary reception time of In-band loop codes until an automatic loop switching is performed is configured for the system side by the register bits INBLDTR.INBLDT(1:0) (INBLDTR\_T). Configuring for the line side is done by INBLDTR.INBLDR(1:0). If for example INBLDTR.INBLDR(1:0) = '00<sub>b</sub>' a time of 16 "In-band loop sequences" (16 x 51200 bits) is selected for the line side.
- The interrupt status register bits ISR6.(3:0) reflects the type of detected In-band loop code. Masking can be done by IMR6(3:0). The status bits are set after one "In-band loop sequence" is detected (no dependency on INBLDTR).
- Transmission of In-Band loop codes is enabled by programming FMR3.XLD/XLU. Transmission of codes is done by the OctalFALC<sup>™</sup> for at least 5 seconds.
- The OctalFALC<sup>™</sup> also offers the ability to generate and detect user defined In-band loop-up and loop-down patterns (LCR1.LLBP = ´1´) (LCR1\_T). Programming of these patterns is done in registers LCR2 and LCR3 (LCR2\_T). The pattern length is individually programmable in length from 5 to 8 bits by LCR1.LAC(1:0) and LCR1.LDC(1:0). A shorter pattern can be inplemented by configuring a repeating pattern in the LCR2 and LCR3.
- Automatic loop switching (activation and deactivation, for remote loop, see Chapter 5.7.2 and local loop, see Chapter 5.7.4) based on In-band Loop codes can be done. Two kinds of line loop back (LLB) codes are defined in ANSI-T1.403, 1999 in chapter 9.4.1.1 and 9.4.1.2. respectively. Automatic loop switching must be enabled through configuration register bits ALS.SILS (ALS\_T) for the In-Band Loop codes coming from the system side and ALS.LILS for the In-Band Loop codes coming from the line side respectively. Masking of ISR6.(3:0) for interrupt can be done by register bits IMR6.(3:0). The interrupt status register bits ISR6.(3:0) will be set to '1' if an appropriate In-Band code were detected, independent if automatic loop switching is enabled. (Because the controller knows if automatic loop switching is enabled, it knows if a loop is activated or not.) Code detection status only for the line side is displayed in status register bits RSP.LLBDD and RSP.LLBAD.

Detection and generation of In-Band Loop code is supported on line and system side independent from each other.

Framed and unframed In-Band loop code can be generated and detected.

Automatic loop switching is logically OR'd with the appropriate loop switching by register bits.

If a remote loop is activated by an automatic loop switching the register bit LIM0.JATT controls also if the jitter attenuator is active or not.

If ALS.LILS is set, the remote loop is activated after an activation In-Band loop code (see ANSI T1 404, chapter 9.4.1.1.) was detected from the line side and if the local loop is not activated by LIM0.LL = '1'. The remote loop is deactivated after a deactivation In-Band loop code (see ANSI T1 404, chapter 9.4.1.2.) was detected from the line side. (But if the remote loop is additionally activated by LIM0.RL = '1' the remote loop is still active, because automatic loop switching is logically OR'd with the appropriate loop switching by register bits.).

If ALS.SILS is set, the local loop is activated after an activation In-Band loop code (see ANSI T1 404, chapter 9.4.1.1.) is detected from the system side. The local loop is deactivated after a deactivation In-Band loop code (see ANSI T1 404, chapter 9.4.1.2.) is detected from the system side. (But if the local loop is additionally activated by LIM0.LL = (1) the local loop is still active, because automatic loop switching is logically OR'd with the appropriate loop switching by register bits.).

ALS.SILS and ALS.LILS both must not be set to '1' simultaneous.



If ALS.SILS or ALS.LILS are set after an In-Band loop code is detected, no automatic loop switching is performed. If ALS.LILS is cleared, an automatic activated remote loop is deactivated.

If ALS.SILS is cleared, an automatic activated local loop is deactivated.

The detected type of In-Band loop code is indicated in the interrupt status register bits ISR6.(3:0).

To avoid lock up of the OctalFALC<sup>™</sup> an activation of the remote loop is not possible by In-band loop codes if the local loop (see **Chapter 5.7.4**) is closed (LIM0.LL is set).

# 5.5.8 Bit Oriented Messages (BOM): Generation, Detection and Loop Switching (T1/J1)

The OctalFALC<sup>™</sup> performes the following functionalities regarding the Out-band loop codes (bit oriented messages, BOM) on all eight channels independent from each other:

- Detection of Out-band loop codes (BOM), see Chapter 5.3.4.
- Generation of Out-band loop codes (BOM) by setting of the appropriate DL-bits by the micro controller, see Chapter 5.3.6.1.
- Automatic loop switching (activation and deactivation, for remote loop, see Chapter 4.7.2 and payload loop, see Chapter 4.7.3) based on detected Out-band loop codes.

Loop switching ("Out-band loop switching") is possible by enabling of the BOM receiver 1 signaling (MODE.BRAC = (1) and CCR1.EITS = (1) and detection of the following Out-Band loop messages related to ANSI-T1.403, 1999, table4:

Function	Message (BOM Code)	
Line loopback activate	′00001110 1111111 <sub>b</sub> ′	
Line loopback deactivate	′00111000 11111111 <sub>b</sub> ′	
Payload loopback activate	′00010100 1111111 <sub>b</sub> ′	
Payload loopback deactivate	′00110010 1111111 <sub>b</sub> ′	
Universal loopback deactivate	´00100100 1111111 <sub>b</sub> ´	

#### Table 56 Out-band loop messages for loop switching (T1/J1)

If the register bit CCR2.RBFE is set, BOM messages are accepted if at least seven consecutive and identical BOM messages were received.

Dependent on the BOM mode (configured by register bits CCR1.BRM and CCR2.RBFE) the content of register RSIS will be written as last byte into the receive FIFO.

Automatic loop switching by BOM messages is logically ored with the appropriate loop switching by register bits.

If ALS.SOLS (ALS\_T) is set, the payload loop is activated after the "payload loopback activate" code was detected from the line side or the system side and if the local loop is not activated by LIMO.LL =  $1^{\prime}$ . The payload loop is deactivated after an appropriate deactivation Out-Band loop code was detected from the line side or the system side. (But if the payload loop is additionally activated by FMR2.PLB =  $1^{\prime}$  the payload loop is still active, because automatic loop switching is logically ored with the appropriate loop switching by register bits.)

If ALS.LOLS is set, the remote loop is activated after the "line loopback activate" code was detected from the line side or the system side and if the local loop is not activated by  $LIMO.LL = 1^{\circ}$ . The remote loop is deactivated after the "line loopback deactivate" code was detected from the line side or the system side. (But if the remote loop is additionally activated by  $LIMO.RL = 1^{\circ}$  the remote loop is still active, because automatic loop switching is logically ored with the appropriate loop switching by register bits.)

If the remote loop is activated by an automatic loop switching the register bit LIM0.JATT controls also if the jitter attenuator is active or not.

ALS.SOLS and ALS.LOLS both can be set to '1' simultaneous.

Because BOM messages coming from the system side are not included in the E1/T1/J1 standards, receive of these BOM messages and the possibility of automatic loop switching (ALS.SOLS) are features of the OctalFALC<sup>TM</sup>. It has to be handle carefully to avoid deadlocks.



If ALS.SOLS or ALS.LOLS are set after an Out-Band loop code was detected, no automatic loop switching is performed.

If ALS.LOLS is cleared, an automatic activated remote loop is deactivated.

If ALS.SOLS is cleared, an automatic activated payload loop is deactivated.

The kind of performed automatic loop switching caused by the appropriate detected Out-band message is shown in the register bits ISR6.(7:4). Masking of ISR6.(7:4) for controlling of the interrupt can be done by register bits IMR6.(7:4). If an Out-band message were detected, the appropriate register bits ISR6.(7:4) will be set to '1', independent if automatic loop switching has been enabled. (Because the micro controller knows if automatic loop switching is enabled, it knows if a loop is activated or not.)

A detection of an Out-band loop message (BOM) "universal loopback deactivate" sets both bits ISR6.SOLSD and ISR6.LOLSD, independent if a loop is active (switched) or not. Dependent on ALS.LOLS or ALS.SOLS the remote or the payload loopback is switched off respectively.

A received BOM message causes setting of the interrupt bit ISR0.RME and is stored in the receive FIFO, marked with a BOM frame.

Note that detection of Out-band Loop messages (BOM codes) is only possible either on the line side or the system side, dependent on the configuration of the HDLC controller (see **Chapter 5.3.1**): If the HDLC/BOM controller 1 is attached to the line side (MODE.HDLCI = (0)) only BOM messages coming from the line side can be detected. If the HDLC/BOM controller is attached to the system side (MODE.HDLCI = (1), so called "inverse configuration") only BOM messages coming from the system side can be detected. BOM messages coming from the system side are not included in (ANSI-)standards, but can be handled by the OctalFALC<sup>TM</sup>.

# 5.5.9 Transparent Mode (T1/J1)

The transparent modes are useful for loop-backs or for routing data unchanged through the OctalFALC<sup>™</sup>.

In receive direction, transparency for ternary or dual-/single-rail unipolar data is always achieved if the receiver is in the synchronous state. All bits in F-bit position of the incoming multiframe are forwarded to RDO and inserted in the FS/DL time slot or in the F-bit position. In asynchronous state the received data is switched through transparently if bit FMR2.DAIS (FMR2\_T) is set. Setting of bit LOOP.RTM (LOOP\_T) disconnects control of the elastic buffer from the receiver. The elastic buffer is now in a "free running" mode without any possibility to update the time slot assignment to a new frame position in case of resynchronization of the receiver. Together with FMR2.DAIS this function is used to realize undisturbed transparent reception.

Setting bit FMR4.TM switches the OctalFALC<sup>™</sup> in transmit transparent mode:

In transmit direction bit 8 of the FS/DL time slot from the system highway (XDI) is inserted in the F-bit position of the outgoing frame. For complete transparency the internal signaling controller, idle code generation, AIS alarm generation, single channel and payload loop-back has to be disabled and cleared channels have to be defined by registers CCB(3:1).

# 5.5.10 Pulse-Density Detection (T1/J1)

The OctalFALC<sup>TM</sup> examines the receive data stream on the pulse-density requirement which is defined by ANSI T1. 403. More than 14 consecutive zeros or less than N ones in each and every time window of 8 x (N+1) data bits where N = 23 are detected. Violations of these rules are indicated by setting the status bit FRS1.PDEN and the interrupt status bit ISR0.PDEN. Generation of the interrupt status is programmed either with the detection or with any change of state of the pulse-density alarm (GCR.SCI).

# 5.6 System Interface in T1/J1 Mode

The OctalFALC<sup>™</sup> offers a flexible feature for system designers where for transmit and receive direction different system clocks and system pulses are necessary. The system interface of the OctalFALC<sup>™</sup> consists on

• The eight system interfaces of the eight channels, see Figure 71. It also includes the multi function ports, see Chapter 3.8.



 The system interface multiplexer/demultiplexer, see Chapter 5.6.1 with Figure 72: It multiplexes the received data RDO and RSIG of four or eight channels into one or two common data streams and it demultiplexes the data XDI and XSIG from one or two common data streams to four or eight channels.

Configuring of the whole system interface consists on

- Configuration of the timing of the system interfaces of the eight channels, see Chapter 5.6.2 and Chapter 5.6.3
- Configuration of the multi function ports of the eight channels, see Chapter 3.8
- Configuration of the multiplex mode of the system multiplexer/demultiplexer, see Chapter 5.6.1.

The interfaces of every of the channels to the receive system highway is realized by two data buses, one for the data RDO and one for the signaling data RSIG. The interfaces of every of the channels to the transmit system highway is realized by two data buses, one for the data XDI and one for the signaling data XSIG. The receive highway is clocked on pin SCLKR, while the interface to the transmit system highway is independently clocked either on pin SCLKX or on the clock of the receive highway. The frequency of these working clocks - so called as "internal receive clock" and internal transmit clock" - and the data rate of 2.048/4.096/8.192/16.384/ 1.544/3.088/6.192/12.352 Mbit/s for the receive and transmit system interface is programmable by SIC1.SSC(1:0), and SIC1.SSD1, FMR1.SSD0. If the source of the internal receive clock is the DCO-R output or the receive clock, SCLKR must be configured as output by setting PC5.CSRP. If the source is SCLKR, these pin must be configured as input. Selectable system clock and data rates and their valid combinations are shown in Table 57.

System Highway Data Rate	System Interface Clock Rate 1.544/2.048 MHz	System Interface Clock Rate 3.088/4.096 MHz	System Interface Clock Rate 6.176/8.192 MHz	System Interface Clock Rate 12.352/16.384 MHz
1.544/2.048 Mbit/s	x	x	x	x
3.088/4.096 Mbit/s		x	x	x
6.176/8.192 Mbit/s			x	x
12.352/16.384 Mbit/s				x

Table 57	System Clocking and Data Rates (T1	/J1)
	Cystem Clocking and Data Hates (11)	/ <b>U</b> I/

x = valid, -- = invalid

Generally the receive/transmit data or marker on the system interface are clocked off/latched on the rising or falling edge of the SCLKR/SCLKX clock:

- Selection of the edge for the receive/transmit data and marker is done by the register bits SIC3.RESR/X (SIC3\_T).
- Selection of the edge for the sync pulses <u>SYPR/SYPX</u> in relation to the edge of the receive/transmit data and marker can be done individually by the register bits SIC4.SYPRCE/SYPXCE (<u>SIC4\_T</u>): Either the same edge or the opposite edge in relation to the used edge of the data and marker is possible.


Some clocking rates allow transmission of time slots in different channel phases. Each channel phase which shall be active on ports RDO, XDI, RP(A:C) and XP(A:B) is programmable by bit SIC2.SICS(2:0) (SIC2\_T), the remaining channel phases are cleared or ignored.

The signals on pin SYPR in combination with the assigned time slot offset in register RC0 and RC1 define the beginning of a frame on the receive system highway. The signal on pin SYPX or XMFS together with the assigned time slot offset in register XC0 and XC1 define the beginning of a frame on the transmit system highway.

Adjusting the frame begin (time slot 0, bit 0) relative to  $\overline{SYPR/X}$  or XMFS is possible in the range of 0 to 125 µs. The minimum shift of varying the time slot 0 begin can be programmed between 1 bit and 1/8-bit depending of the system clocking and data rate, e.g. with a clocking/data rate of 2.048 MHz shifting is done bit by bit, while running the OctalFALC<sup>TM</sup> with 16.384 MHz and 2.048 Mbit/s data rate it is done by 1/8 bit.

A receive frame marker RFM can be activated during any bit position of the entire frame. The pin function RFM is selected by PC(3:1).RPC(3:0) =  $(0001_b)$ . The RFM selection disables the internal time slot assigner, no offset





programming is performed. The receive frame marker is active high for one 1.544/2.048 MHz cycle and is clocked off with the rising or falling edge of the clock which is in/output on port SCLKR (see SIC3.RESX/R).

Figure 71 System Interface of one Channel

# 5.6.1 System Multiplexer/Demultiplexer (T1/J1)

The system multiplexer/demultiplexer of the OctalFALC<sup>™</sup> is shown in Figure 72.

In receive direction multiplexing of the received data RDO(1:8) of the eight channels into either two data streams at RDO1 and RDO5 or into one data stream at RDO1 is performed. In the same way the signals RSIG(1:8) are multiplexed either into two signaling streams using the multi function ports RPB1, and RPB5 or into one signaling stream using RPB1.

In transmit direction demultiplexing either from two data streams at XDI1 and XDI5 or from one data stream at XDI1 onto the transmit data XDI(1:8) of the eight channels is performed. In the same way multiplexing either from



two signaling streams using the multi function ports XPB1,5 or from one signaling stream using XPB1 onto the signals XSIG(1:8) is performed.

All other signals which are configured at the multi function ports were not multiplexed/demultiplexed, see Figure 72.

The following modes are supported, see **Table 58** and **Figure 73** where only the pins RDO are shown.

- 8-to-1 Multiplex Mode at 16 Mbit/s. Multiplexing is done on port 1 (RPB1, XPB1). Output pins of the other ports are set to tristate input pins of the other ports are unused.
- Dual 4-to-1 Multiplex Mode at 8 Mbit/s. Multiplexing is done on port 1 (RPB1, XPB1) and port 5 (RPB5, XPB5). Output pins of the other ports are undefined, input pins of the other ports are unused.
- Dual 4-to-1 Multiplex Mode at 16 Mbit/s. Multiplexing is done on port 1 and port 5 where four phases are
  unused on every port. Disjunct phases must be used on both ports. 16 Mbit/s multiplexing is done by external
  logical or on the PCB. Output RDO is driven to low level for inactive phases. Output pins of the other ports are
  undefined, input pins of the other ports are unused.

Switching into Multiplex Modes is done by setting of the register bit GPC1.SMM (GPC1\_T).

Switching between 8-to-1 Multiplex Mode (using only one port) and QuadFALC<sup>Æ</sup> compatible 4:1 Multiplex Modes (using two or more ports) is done by the register bit GPC6.SSI16 (GPC6\_T).

Multiplexing of RSIG is done in the same way as shown for RDO in **Figure 73**. Demultiplexing of XDI and XSIG is done vice versa.

To perform the system interface mode the following configuration of the multi function ports must be identical for all channels.

- SYPR has to be provided on RPA (PC1.RPC1(2:0) = '0000<sub>b</sub>').
- SYPX or XMFS has to be provided on XPA (PC1.XPC1(2:0) = '0001<sub>b</sub>').
- XSIG has to be provided on XPB (PC2.XPC1(2:0) = '0010<sub>b</sub>').
- RSIG must be output on RPB (PC2.RPC1(2:0) =  $(0100_{b})$ ).




Figure 72 System Multiplexer/Demultiplexer (T1/J1)







Figure 73	System Multiplex Modes in T1/J1, shown for RDO only
-----------	---


GPC1.SMM	GPC6.SSI16	Multiplex Mode
0	0	no multiplexing/demultiplexing
0	1	Not defined
1	0	<ul> <li>4:1 multiplexing/demultiplexing with 6.176 Mbit/s or 12.325 Mbit/s dependent on SIC1.SSD1 and SIC1.SSC(1:0)</li> <li>For COMP = ´1´: setting of 4:1 multiplexing/demultiplexing can be done individually in both pseudo QuadFALC® s dependent on the both GPC1.SMM bits.</li> <li>for COMP = ´0´: 4:1 multiplexing/demultiplexing is performed in both of the pseudo QuadFALC® s dependent on the one GPC1.SMM bit</li> </ul>
1	1	8:1 multiplexing/demultiplexing with 12.325 Mbit/s For COMP = ´1´: GPC1.SMM bits of both pseudo QuadFALC® s must be set to ´1´. (for COMP = ´0´: only the one GPC1.SMM bit must be set)



# 5.6.2 Receive System Interface (T1/J1)

The timing of the receive system interface is shown in Figure 74.





# 5.6.2.1 Receive Offset Programming (T1/J1)

Depending on the selection of the synchronization signals ( $\overline{SYPR}$  or RFM), different calculation formulas are used to define the position of the synchronization pulses. These formulas are given below, see Figure 61 to Figure 78 for explanation. The pulse length of RFM is always the basic T1/J1 bit width (648 ns) in 1.544 MHz mode or the E1 bit width (488 ns) in 2.048 MHz mode. The figures and offset calculations are valid for SIC4.SYPRCE = '0' ( $\overline{SYPR}$  related to the same edge of SCLKR as the data and marker).

This chapter describes the system highway operation in 1.544 MHz mode only. If the system highway is operated in 2.048 MHz mode, the description given in **Chapter 4.6.2.1** on **Page 143** applies.



### **SYPR** Offset Calculation

- T: Time between beginning of  $\overline{SYPR}$  pulse and beginning of next frame (time slot 0, bit 0), measured in number of SCLKR clock intervals maximum delay:  $T_{max} = (193 \text{ x SC/SD}) 1$
- SD: Basic data rate; 1.544 Mbit/s
- SC: System clock rate; 1.544, 3.088, 6.176, or 12.352 MHz
- X: Programming value to be written to registers RC0 and RC1 (see Page 359).

#### **RFM Offset Calculation**

MP:	Marker position of RFM, counting in SCLKR clock cycles (0 = F-bit)		
	SC = 1.544 MHz:	$0 \le MP \le 192$	
	SC = 3.088 MHz:	$0 \le MP \le 385$	
	SC = 6.176 MHz:	$0 \le MP \le 771$	
	SC = 12.352 MHz:	$0 \le MP \le 1543$	
00.	Decis data vata: 1 544 Mbit/a		

- SD: Basic data rate; 1.544 Mbit/s
- SC: System clock rate; 1.544, 3.088, 6.176, or 12.352 MHz
- X: Programming value to be written to registers RC0 and RC1 (see Page 359).

0	$\leq$ MP $\leq$ 193 $^{\circ}$ (SC/SD) - 3:	X = MP + 2 + (7 $^{\circ}$ SC/SD)
193 ° (SC/SD) - 2	$\leq$ MP $\leq$ 193 $^{\circ}$ (SC/SD) - 1:	X = MP + 2 - (186 ° SC/SD)






Figure 75 SYPR Offset Programming (1.544 Mbit/s, 1.544 MHz)












Figure 77 RFM Offset Programming (1.544 Mbit/s, 1.544 MHz)






Figure 78 RFM Offset Programming (6.176 Mbit/s, 6.176 MHz)




Figure 79 2.048 MHz Receive Signaling Highway (T1/J1)




Figure 80 Receive FS/DL-Bits in Time Slot 0 on RDO (T1/J1)






Figure 81 1.544 MHz Receive Signaling Highway (T1/J1)

# 5.6.3 Transmit System Interface (T1/J1)

Compared to the receive paths the inverse functions are performed for the transmit direction.

The figures and offset calculations are valid for SIC4.SYPXCE = O' (SYPX related to the same edge of SCLKX as the data and marker).

The received bit stream on ports XDI and XSIG can be multiplexed internally on a time slot basis, if enabled by SIC3.TTRF = (1). The data received on port XSIG can be sampled if the transmit signaling marker XSIGM is active high. Data on port XDI is sampled if XSIGM is low for the corresponding time slot. Programming the XSIGM marker is done with registers TTR(4:1).TS(0:7) (TTR1\_T).

Note: XSIG is required in the last frame of a multiframe only and ignored in all other frames.






Figure 82 Transmit System Clocking: 1.544 MHz (T1/J1)








Figure 83 Transmit System Clocking: 8.192 MHz/4.096 Mbit/s (T1/J1)
























FS/DL data on system transmit highway (XDI), time slot 0:







# 5.6.3.1 Transmit Offset Programming (T1/J1)

This chapter describes the system highway operation in 1.544 MHz mode only. If the system highway is operated in 2.048 MHz mode, the description given in **Chapter 4.6.3.1** applies.

### **SYPX** Offset Calculation

- T: Time between the active edge of SCLKX after  $\overline{SYPX}$  pulse begin and beginning of the next frame (F-bit, channel phase 0), measured in number of SCLKX clock intervals; maximum delay:  $T_{max} = (200 \times SC/BF) (7 \times SC/BF) 1$
- BF: Basic frequency; 1.544 Mbit/s
- SC: System clock rate; 1.544, 3.088, 6.176, or 12.352 MHz
- X: Programming value to be written to registers RC0 and RC1 (see Page 356).

# $0 \le T \le 4$ : 3 - T + (7 ° SC/BF)

### $5 \le T \le T_{max}$ : X = (200 ° SC/BF) - T + 3




Figure 89 SYPX Offset Programming (1.544 Mbit/s, 1.544 MHz)






Figure 90 SYPX Offset Programming (6.176 Mbit/s, 6.176 MHz)

# 5.6.4 Time Slot Assigner (T1/J1)

HDLC channel 1 offers the flexibility to connect data during certain time slots, as defined by registers RTR(4:1) and TTR(4:1) (**RTR1\_T**, **TTR1\_T**), to the RFIFO and XFIFO, respectively. Any combinations of time slots can be programmed for the receive and transmit directions. If CCR1.EITS = 1 the selected time slots (RTR(4:1)) are stored in the RFIFO of the signaling controller and the XFIFO contents is inserted into the transmit path as controlled by registers TTR(4:1).

For HDLC channels 2 and 3, one out of 24 time slots can be selected for each channel, but in common for transmit and receive direction.

Within selected time slots single bit positions can be masked to be used/not used for HDLC transmission for all HDLC channels. Additionally, the use of even, odd or both frames can be selected for each HDLC channel individually.

Receive Time Slot Register	Transmit Time Slot Register	Time Slots	Receive Time Slot Register	Transmit Time Slot Register	Time Slots
RTR 1.7	TTR 1.7	0	RTR 3.7	TTR 3.7	16
RTR 1.6	TTR 1.6	1	RTR 3.6	TTR 3.6	17
RTR 1.5	TTR 1.5	2	RTR 3.5	TTR 3.5	18
RTR 1.4	TTR 1.4	3	RTR 3.4	TTR 3.4	19
RTR 1.3	TTR 1.3	4	RTR 3.3	TTR 3.3	20
RTR 1.2	TTR 1.2	5	RTR 3.2	TTR 3.2	21
RTR 1.1	TTR 1.1	6	RTR 3.1	TTR 3.1	22
RTR 1.0	TTR 1.0	7	RTR 3.0	TTR 3.0	23
RTR 2.7	TTR 2.7	8	RTR 4.7	TTR 4.7	24
RTR 2.6	TTR 2.6	9	RTR 4.6	TTR 4.6	25
RTR 2.5	TTR 2.5	10	RTR 4.5	TTR 4.5	26

 Table 59
 Time Slot Assigner HDLC Channel 1 (T1/J1)



Receive Time Slot Register	Transmit Time Slot Register	Time Slots	Receive Time Slot Register	Transmit Time Slot Register	Time Slots
RTR 2.4	TTR 2.4	11	RTR 4.4	TTR 4.4	27
RTR 2.3	TTR 2.3	12	RTR 4.3	TTR 4.3	28
RTR 2.2	TTR 2.2	13	RTR 4.2	TTR 4.2	29
RTR 2.1	TTR 2.1	14	RTR 4.1	TTR 4.1	30
RTR 2.0	TTR 2.0	15	RTR 4.0	TTR 4.0	31

### Table 59 Time Slot Assigner HDLC Channel 1 (T1/J1) (cont'd)

The format for receive FS/DL data transmission in time slot 0 of the system interface is as shown in Figure 82 below. In order to get an undisturbed reception even in the asynchronous state bit FMR2.DAIS has to be set.

# 5.7 Test Functions (T1/J1)

The following chapters describe the test functions which are supported by the OctalFALC<sup>TM</sup>.

### 5.7.1 **Pseudo-Random Binary Sequence Generation and Monitor (T1/J1)**

The OctalFALC<sup>™</sup> has the ability to generate and monitor pseudo-random binary sequences (PRBS). The generated PRBS pattern is transmitted to the remote end on pins XL1/2 or XDOP/N and can be inverted optionally. Generation and monitoring of PRBS pattern is done according to ITU-T 0.150 and ITU-T 0.151.

The PRBS monitor monitores the PRBS pattern in the incoming data stream. Synchronization is done on the inverted and non-inverted PRBS pattern. The current synchronization status is reported in status and interrupt status registers. Enabled by bit LCR1.EPRM each PRBS bit error increments an error counter (CEC2). Synchronization is reached within 400 ms with a probability of 99.9% at a bit error rate of up to 10<sup>-1</sup>.

Different PRBS modes which are using different bits and time slots in a T1/J1 frame can be selected, see Table 61.

In the "unframed" mode all bits of all slots in a T1/J1 frame are used for PRBS.

In the "framed" mode the frame bit (time slot 0) in a T1/J1 frame is not used for PRBS respectively.

Selection of the PRBS modes "unframed" and "framed" is done by TPC0.PRM =  $(00_b)$  and TPC0.FRA (**TPC0\_T**).

For TPC0.PRM not  $(00_b)$ , each time slot of an T1/J1 frame can be selected individually to send and receive a PRBS signal. Selection is done by the registers PRBSTS1 to PRBSTS4. Here the used time slot numbers are the same as used normally for numbering of the time slots: In T1/J1 frames time slot number 0 (TS0) indicates the frame bit and the time slot numbers 1 to 24 indicates the payload TS1 to TS24.

If a time slot is used or not for PRBS transmission and reception is controlled by the registers PRBSTS(1:4) (**PRBSTS1\_T**). The number of used time slots for PRBS is referred to as "N" and is related to the line side. The range of N is 1, ..., 25 for T1/J1 because of the frame bit (N == 1). The time slot selection 0 up to 24 for T1/J1 by PBBSTS(1:4) is common for all eight ports respectively.

The PRBS time slot selection is independent of the configuration of the system interface, especially independent of the kind of selected channel translation mode (0 or 1): The time slot numbering for selection of PRBS is the same as used for the payload data (0, ..., 24), see numbers in the columns "Channels (received time slots)" in **Table 43**. TS0 for PRBS selection corresponds to the FS/DL channel. For example PRBS selection of TS16 (PRBSTS3.TS16) is related to time slot 21 at system interface in channel translation mode 0.

The N multiple time slots are selected arbitrarily for PRBS. The PRBS data stream has to be written into or read from the time slots consecutive respectively.

Note that PRBS deselection of time slot 0 (frame bit) by PRBSTS1.TS0 = '0' performes a "framed" mode.

For TPC0.PRM unequal '00b', normally all eight bits of the time slots are used for PRBS ("N  $\times$  64 kbit/s") with exception of the time slot 0, which includes only the frame bit. To allow CAS-BR in T1/J1 mode, only 7 MSBs of the all time slots which are selected for PRBS can be optionally used for PRBS to avoid CAS disturbance ("N  $\times$  56 kbit/s"), the eight's bit of all time slots (which is the CAS bit in T1) is not used for PRBS. Setting of this mode is performed by setting the register bits TPC0.PRM(1:0) to '11b'.



Note that in the "N  $\times$  56 kbit/s" mode the frame bit (defined here as the time slot 0) will not be used for PRBS, even if it is selected by setting PRBSTS1.TS0. (In "N  $\times$  56 kbit/s" mode PRBSTS1.TS0 is not valid.)

Note that the "N  $\times$  56 kbit/s" mode is automatically a "framed" mode in T1/J1 because the time slot 0 is identical to the frame bit.

Note that in "N  $\times$  64 kbit/s" mode and enabling of all time slots by PRBSTS(1:4) all bits in the frame are used for PRBS (that is an "unframed" mode).

The kind of PRBS patterns (polynomials) can be selected to be  $2^{11}$ -1,  $2^{15}$ -1,  $2^{20}$ -1 or  $2^{23}$ -1 by the register bits TPC0.PRP(1:0) and LCR1.LLBP, see **Table 60**. For definition of this polynomials see the Standards ITU-T 0.150, 0.151. and TR62441. The polynomials  $2^{11}$ -1 and  $2^{23}$ -1 can be selected only if TPC0.PRM not '00b'.

Transmission of PRBS pattern is enabled by register bit LCR1.XPRBS (LCR1\_T). With the register bit LCR1.FLLB switching between not inverted and inverted transmit pattern can be done.

The receive monitoring of PRBS patterns is enabled by register bit LCR1.EPRM. In general, depending on bit LCR1.EPRM the source of the interrupt status bit ISR1.LLBSC changed, see register description. The type of detected PRBS pattern in the receiver is shown in the status register bits PRBSSTA.PRS. Every change of the bits PRS in PRBSSTA sets the interrupt bit ISR1.LLBSC if register bit LCR1.EPRM is set. No pattern is also detected if signal "alarm simulation" is active.

The detection of all\_zero or all\_ones is done over 12, 16, 21 or 24 consecutive bits, depending on the selected PRBS polynomial (2<sup>11</sup>-1, 2<sup>15</sup>-1, 2<sup>20</sup>-1 or 2<sup>23</sup>-1 respectively). The detection of all\_zero or all\_ones is independent on LCR1.FLLB.

The distinction between all-ones and all-zeros pattern is possible by combination of

- The information about the first reached PRBS status after the PRBS monitor was enabled ("PRBS pattern detected") with
- The status information "all-zero pattern detected" or "all-ones pattern detected"

Because every bit error in the PRBS sequence increments the bit error counter BEC, no special status information like "PRBS detected with errors" is given here.

The time slot selection is related to the mapping used on the system interface.

TPC0.PRP(1:0)	TPC0.PRM	LCR1.LLBP	Kind of Polynomial	Comment
00	01 or 11	Х	2 <sup>11</sup> -1	
01	01 or 11	Х	2 <sup>15</sup> -1	
10	01 or 11	Х	2 <sup>20</sup> -1	
11	01 or 11	Х	2 <sup>23</sup> -1	
XX	00	0	2 <sup>15</sup> -1	SW compatible to QuadFALC <sup>®</sup>
XX	00	1	2 <sup>20</sup> -1	QuadFALC®

#### Table 60 Supported PRBS Polynomials

TPC0.PRM	TPC0.FRA	Kind of Selection	Comment
00	0	Unframed	Settings in PRBSTS are
00	1	Framed	not valid; SW compatible to QuadFALC <sup>®</sup>
01	X	N x 64 kbit/s	"framed" mode if TS0 is deselected; CAS in E1 is not disturbed if time slot16 is deselected
10	X	Reserved	
11	X	N x 56 kbit/s	Implies a "framed" mode




# 5.7.2 Remote Loop (T1/J1)

In the remote loop-back mode the clock and data recovered from the line inputs RL1/2 or RDIP/RDIN are routed back to the line outputs XL1/2 or XDOP/XDON through the analog or digital transmitter, see Figure 57 and Figure 31. As in normal mode they are also processed by the synchronizer and then sent to the system interface. The remote loop-back mode is activated by

- The control bit LIM1.RL or
- After detection of the appropriate In-band loop code, if enabled by ALS.LILS and if LIMO.LL = '0' (to avoid deadlocks), see Chapter 5.5.7 or
- After detection of the appropriate Out-band loop code, if enabled by ALS.LOLS and if LIMO.LL = '0' (to avoid deadlocks), see Chapter 5.5.8.

Received data can be looped with or without the jitter attenuator (JATT Buffer) dependent on LIM1.JATT.



#### Figure 91 Remote Loop (T1/J1)

DR means digital interface with dual rail mode.

# 5.7.3 Payload Loop-Back (T1/J1)


To perform an effective circuit test a payload loop is implemented.

The payload loop-back is activated by

- The control bit FMR2.PLB (FMR2\_T) or
- After detection of the appropriate Out-band loop code, if enabled by ALS.SOLS and if LIM0.LL = ´0´ (to avoid deadlocks), see Chapter 5.5.8.

During activation of the payload loop, the received 192 bits of payload data are looped back to the transmit direction. The framing bits, CRC6 and DL-bits are not looped, if FMR4.TM = '0'. They are originated by the OctalFALC<sup>TM</sup> transmitter. If FMR4.TM = '1' the received FS/DL-bit is sent transparently back to the line interface. Following pins are ignored: XDI, XSIG, TCLK, SCLKX, SYPX and XMFS. All the received data is processed normally. With bit FMR2.SAIS an AIS can be sent to the system interface on pin RDO.





#### Figure 92 Payload Loop (T1/J1)

# 5.7.4 Local Loop (T1/J1)

The local loop-back is activated by

- The control bit LIM0.LL (LIM0\_T) or
- After detection of the appropriate In-band loop code, if enabled by ALS.SILS, see Chapter 5.5.7.

The local loop-back mode disconnects the receive lines RL1/2 or RDIP/RDIN from the receiver. Instead of the signals coming from the line the data provided by system interface are routed through the analog receiver back to the system interface. However, the bit stream is transmitted undisturbed on the line. An AIS to the distant end can be enabled by setting FMR1.XAIS without influencing the data looped back to the system interface.

Note that enabling the local loop usually invokes an out of frame error until the receiver resynchronizes to the new framing. The serial codes for transmitter and receiver have to be identical.




Figure 93 Local Loop (T1/J1)

# 5.7.5 Single Channel Loop-Back (loop-back of time slots) (T1/J1)

The channel loop-back is selected by LOOP.ECLB = 1' (LOOP\_T).

Each of the 24 time slots can be selected for loop-back from the system PCM input (XDI) to the system PCM output (RDO). This loop-back is programmed for one time slot at a time selected by register LOOP. During loop-back, an idle channel code programmed in register IDLE is transmitted to the remote end in the corresponding PCM route time slot.

For the time slot test, sending sequences of test patterns like a 1 kHz check signal should be avoided. Otherwise an increased occurrence of slips in the tested time slot disturbs testing. These slips do not influence the other time slots and the function of the receive memory. The usage of a quasi-static test pattern is recommended.






Figure 94 Channel Loop-Back (T1/J1)

# 5.7.6 Alarm Simulation (T1/J1)

Alarm simulation does not affect the normal operation of the device, i.e. all time slots remain available for transmission. However, possible *real* alarm conditions are not reported to the processor or to the remote end when the device is in the alarm simulation mode.

The alarm simulation is initiated by setting the bit FMR0.SIM. The following alarms are simulated:

- Loss-Of-Signal (LOS, red alarm)
- Alarm indication signal (AIS, blue alarm)
- Loss of pulse frame
- Remote alarm (yellow alarm) indication
- Receive and transmit slip indication
- Framing error counter
- Code violation counter
- CRC6 error counter

Some of the above indications are only simulated if the OctalFALC<sup>TM</sup> is configured in a mode where the alarm is applicable.

The alarm simulation is controlled by the value of the alarm simulation counter: FRS2.ESC which is incremented by setting bit FMR0.SIM.

Clearing of alarm indications:

- Automatically for LOS, remote (yellow) alarm, AIS, and loss of synchronization and
- User controlled for slips by reading the corresponding interrupt status register ISR3.
- Error counter have to be cleared by reading the corresponding counter registers.

Is only possible at defined counter steps of FRS2.ESC. For complete simulation (FRS2.ESC =  $0^{\circ}$ ), eight simulation steps are necessary.

# 5.7.7 Single Bit Defect Insertion (T1/J1)

Single bit defects can be inserted into the transmit data stream for the following functions:

FAS defect, multiframe defect, CRC defect, CAS defect, PRBS defect and bipolar violation.

Defect insertion is controlled by register IERR.

### 5.8 J1-Feature Overview

The Japanese J1 standard is very similar to the T1 standard, but differs in some details. To support these differences easily, the following features are provided within the OctalFALC<sup>TM</sup>:

 CRC6 generation and checking according to ITU-JT G.706 (CRC checksum calculation includes FS/DL-bits, see Chapter 5.4.6.3)



- Remote alarm handling according to ITU-JT G.704 (remote alarm pattern in DL-channel is "1111111111111111, see Chapter 5.4.6.2
- NTT synchronization requirements in ESF framing mode
- Pulse shaping according to JT G.704
- Receive input thresholds according to ITU-JT G.703

J1 mode is globally selected by setting RC0.SJR = (1). For specific J1 framer initialization see Table 55 on page 200.

No special pulse mask setting is required, the described T1-settings also fulfill the J1 requirements.



# 6 Register Description

Due to the different device function is E1 and T1/J1 mode, several registers and register bits have dedicated functions according to the selected operation mode.

To maintain easy readability this chapter is divided into separate E1 and T1/J1 sections. Please choose the correct description according to your application (E1 or T1/J1).

Further this chapters are divided into separate control register and status register sections. The transmit parts of the FIFOs of the three HDLC channels are included in the control register part (XFIFO(1:3)), whereas the receive part are included in the status register part (RFIFO(1:3)), see for example **XFIFO1L\_T** and **RFIFO1L\_T** for the lower bytes and for T1/J1 mode.

After reset any new functions against the QuadFALC® V2.1 are not valid. Any new function to be used must be enabled explicitly.

If COMP = '1', the behavior is the same as for QuadFALC® V2.1. and full software compatibility is realized. The higher address part of all global registers is '00<sub>H</sub>', that of the port (channel) specific ones include the channel number 0 to 7 and is marked in the following tables with ' $xx_{H}$ '. So ' $xx_{H}$ ' has the values '00<sub>H</sub>' up to '07<sub>H</sub>'.

In compatibility mode (COMP = '1') every global register exists one times in both of the pseudo QuadFALC®s with exception of the status register DSTR and the register GLC1, which exist only one time in the whole device. But the content of the bit QFN.DSTR for COMP = '1' reflects the number of the pseudo QuadFALC® (0 or 1).

Global registers require specific handling, dependent on the compatibility mode selection. An overview of the global registers is given in Table 63. Especially for registers CIS and GIS see Figure 95, for registers VSTR and DSTR see Figure 96.

In compatibility mode (COMP = '1') the registers regarding the central clock PLL, GCM(1:8), exists one time in both of the pseudo QuadFALC®s, but the registers of the pseudo QuadFALC®2 are "dummys": Writing and reading is possible but their values are not taken into account for any configuration of the PLL and writing on register GCM5 or GCM6 causes NO reset of the PLL. Only the registers GCM(1:8) of the pseudo QuadFALC®1 are taken into account for configuration of the PLL and write operations to register GCM5 or GCM6 causes a reset of the PLL and write operations to register GCM5 or GCM6 causes a reset of the PLL as in QuadFALC® or FALC56®v2.1.

In compatibility mode (COMP = '1') the status registers regarding the central clock PLL, GIS2 and GIMR, exists one time in both of the pseudo QuadFALC®s: The status of the one PLL is mirrored and can be masked individually in every of the both pseudo QuadFALC®s

In generic mode (COMP = '0') the registers GIMR, GIS2 and GCM(1:8) exist only one times in the whole device.

If compatibility mode is selected, the version status register VSTR shows the same value as in QuadFALC® V2.1 while the JTAG boundary scan ID is always the OctalFALC number and not affected by the compatibility mode selection.

The usage of register bits for configuration of the clock system (see Chapter 3.6 and Chapter 3.7) which depends on COMP is shown in Table 62.

Functionality	Used register bits for COMP = ´1´ (in both of the pseudo QuadFALC®s)	Used register bits for COMP = '0'
RCLK source selection	GPC1.R1S	
		GPC(2:6).R(1:8)S
SEC/FSC source selection	GPC1.FSS	
		GPC2.FSS
Transmit clock selection	CMR1.STF	
		CMR5.STF

#### Table 62 Register Usage Depending on COMP



Functionality	Used register bits for COMP = ´1´ (in both of the pseudo QuadFALC®s)	Used register bits for COMP = ´0´
Receive reference clock	CMR1.DRSS	
selection		CMR5.DRSS
Receive clock frequency	CMR1.RS	
selection		CMR4.RS

#### Table 62 Register Usage Depending on COMP (cont'd)

### Table 63 Overview of Global Registers

Register name	Functions for COMF	P = '1'	Functions for COMP = ´0´	Comments
	Pseudo QuadFALC	Pseudo QuadFALC		
	1	2		
CIS	PLLLS, GIS(4:1)	PLLLS, GIS(4:1)	GIS(8:1)	For COMP = '0' value of bit PLLLS of both pseudo QuadFALC®s is identical
GPC(2:6)	Dummy register	Dummy register	FSS(2:0), R(1:8)S(2:0)	Dummy register: W/R possible but no influence on configuring
IPC	IC(1:0) defines INT1	IC(1:0) define INT2	IN(1:0) defines INT	For COMP = '1'the bits SSYF of both pseudo QuadFALC®s are logically ored
VSTR	´0000101´	ʻ00000101'	´0010000´	x
GIS	ISR(7:0)	ISR(7:0)	ISR(7:0)	X
GPC1	SMM, FSS(1:0), R1S(1:0)	SMM, FSS(1:0), R1S(1:0)	SMM; FSS(1:0) and R1S(1:0) not used	SMM bits exists two times also for COMP = '0' and define together the system multiplex mode
GCM(1:8)	Configures the master clock unit	Dummy registers	Configures the master clock unit	Dummy registers: W/R possible but no influence on configuring
GIMR	PLIL, PLLL	PLIL, PLLL	PLIL, PLLL	For COMP = '1' masking of the doubled IS bits can be done individually in both pseudo QuadFALC®s
GIS2	PLLLS, PLLLC	PLLLS, PLLLC	PLLLS, PLLLC	For COMP = '1' the IS bits of the one PLL are doubled for both pseudo QuadFALC®s
GLC1	RAMRW, RAMEN	Don't exist here	RAMRW, RAMEN	
INBLDTR	INBLDR(1:0), INBLDT(1:0)	Dummy register	INBLDR(1:0), INBLDT(1:0)	Dummy register: W/R possible but no influence on configuring




Register name	Functions for COM	P = ´1´	Functions for COMP = ´0´	Comments
DSTR	QFN=´0´, COMP = ´1´	QFN='1', COMP = '1'	QFN='0', COMP = '0'	
PRBSTS(1:4)	TS(32:1)	Dummy registers	TS(32:1)	Dummy registers: W/R possible but no influence on configuring

#### Table 63 Overview of Global Registers (cont'd)


Note: "RES" in the register descriptions means reserved, not reset. If these bits are written the value must be '0' for proper operation.

Note: In all bit fields used in the register schematics and also in the table desrciptions the most significant bit is the left one and the least significant bit is the right one. Sometimes in the text a bit field with the name "bitfieldname" is denoted as <bitfieldname>(MSB:LSB). For example: In register MODE\_E the bit field MDS constists on MDS(1:0).

QuadFALC V2.1:								
CIS (global)	PLLL				GIS4	GIS3	GIS2	GIS1
GIS (per channel)			ISR5	ISR4	ISR3	ISR2	ISR1	ISR0
OctalFALC V1.1, COM	1P=1:							
CIS (A10=CS2=0; CS1=1)	PLLLS				GIS4	GIS3	GIS2	GIS1
CIS (A10=CS2=1; CS1=0)	PLLLS				GIS8	GIS7	GIS6	GIS5
GIS (A10=CS2=x)	ISR7	ISR7	ISR5	ISR4	ISR3	ISR2	ISR1	ISR0
OctalFALC V1.1, CON	1P=0:							
CIS (A10=x)	GIS8	GIS7	GIS6	GIS5	GIS4	GIS3	GIS2	GIS1
GIS (A10=x)	ISR7	ISR6	ISR5	ISR4	ISR3	ISR2	ISR1	ISR0
GIS2 (A10=x)						PLLIC	PLLLS	PLLLC
							OctalFALC	_Registers_1











After reset all control registers except the XFIFO and XS(16:1) are initialized to defined values. Unused bits have to be cleared (logical "0").

### Table 64 Registers Address Space

Module	Base Address	End Address	Note
E1 Registers	xx00 <sub>H</sub>	н	xx = is the channel no. (0 to 7)

### Table 65Registers Overview E1

Register Short Name	Register Long Name	Offset Address	Page Number
XFIFO1L_E	Transmit FIFO - HDLC Channel 1 - Lower Byte	xx00 <sub>H</sub>	218
XFIFO1H_E	Transmit FIFO - HDLC Channel 1 - Higher Byte	xx01 <sub>H</sub>	219
CMDR_E	Command Register	xx02 <sub>H</sub>	220
MODE_E	Mode Register	xx03 <sub>H</sub>	222
RAH1_E	Receive Address Byte High Register 1	xx04 <sub>H</sub>	223
RAH2_E	Receive Address Byte High Register 2	xx05 <sub>H</sub>	224
RAL1_E	Receive Address Byte Low Register 1	xx06 <sub>H</sub>	225
RAL2_E	Receive Address Byte Low Register 2	xx07 <sub>H</sub>	226
CCR1_E	Common Configuration Register 1	xx09 <sub>H</sub>	228
CCR2_E	Common Configuration Register 2	xx0A <sub>H</sub>	231
RDICR_E	RDI Clear Condition Register	xx0B <sub>H</sub>	232
RTR1_E	Receive Time Slot Register 1	xx0C <sub>H</sub>	233
TTR1_E	Transmit Time Slot Register 1	xx10 <sub>H</sub>	234
IMR0_E	Interrupt Mask Register 0	xx14 <sub>H</sub>	236
IERR_E	Single Bit Defect Insertion Register	xx1B <sub>H</sub>	238
FMR0_E	Framer Mode Register 0	xx1C <sub>H</sub>	239
FMR1_E	Framer Mode Register 1	xx1D <sub>H</sub>	241
FMR2_E	Framer Mode Register 2	xx1E <sub>H</sub>	243
LOOP_E	Channel Loop-Back	xx1F <sub>H</sub>	245
XSW_E	Transmit Service Word Pulseframe	xx20 <sub>H</sub>	246
XSP_E	Transmit Spare Bits	xx21 <sub>H</sub>	247
XC0_E	Transmit Control 0	xx22 <sub>H</sub>	249
XC1_E	Transmit Control 1	xx23 <sub>H</sub>	250
RC0_E	Receive Control 0	xx24 <sub>H</sub>	251
RC1_E	Receive Control 1	х25 <sub>н</sub>	253
XPM0_E	Transmit Pulse Mask0	xx26 <sub>H</sub>	254
XPM1_E	Transmit Pulse Mask1	xx27 <sub>H</sub>	255
XPM2_E	Transmit Pulse Mask 2	xx28 <sub>H</sub>	256
TSWM_E	Transparent Service Word Mask	xx29 <sub>H</sub>	257
SIC4_E	System Interface Control Register 4	xx2A <sub>H</sub>	258
IDLE_E	Idle Channel Code Register	xx2B <sub>H</sub>	259
XSA4_E	Transmit Sa4 Register	xx2C <sub>H</sub>	260
FMR3_E	Framer Mode Register 3	xx31 <sub>H</sub>	261



Table 65   Registers Overview E1 (cont'd)					
Register Short Name	Register Long Name	Offset Address	Page Number		
ICB1_E	Idle Channel Register 1	xx32 <sub>H</sub>	263		
LIM0_E	Line Interface Mode 0	xx36 <sub>H</sub>	264		
LIM1_E	Line Interface Mode 1	xx37 <sub>H</sub>	266		
PCD_E	Pulse Count Detection Register	xx38 <sub>H</sub>	268		
PCR_E	Pulse Count Recovery	xx39 <sub>H</sub>	269		
LIM2_E	Line Interface Mode 2	xx3A <sub>H</sub>	270		
LCR1_E	Loop Code Register 1	xx3B <sub>H</sub>	271		
LCR2_E	Loop Code Register 2	xx3C <sub>H</sub>	273		
SIC1_E	System Interface Control 1	xx3E <sub>H</sub>	275		
SIC2_E	System Interface Control 2	xx3F <sub>H</sub>	277		
SIC3_E	System Interface Control 3	xx40 <sub>H</sub>	279		
CMR4_E	Clock Mode Register 4	xx41 <sub>H</sub>	281		
CMR5_E	Clock Mode Register 5	xx42 <sub>H</sub>	282		
CMR6_E	Clock Mode Register 6	xx43 <sub>H</sub>	283		
CMR1_E	Clock Mode Register 1	xx44 <sub>H</sub>	285		
CMR2_E	Clock Mode Register 2	xx45 <sub>H</sub>	287		
ESM_E	Errored Second Mask	xx47 <sub>H</sub>	290		
CMR3_E	Clock Mode Register 3	xx48 <sub>H</sub>	291		
DEC_E	Disable Error Counter	xx60 <sub>H</sub>	292		
XS1_E	Transmit CAS Register 1	xx70 <sub>H</sub>	293		
XS2_E	Transmit CAS Register 2	xx71 <sub>H</sub>	294		
PC1_E	Port Configuration 1	xx80 <sub>H</sub>	296		
PC5_E	Port Configuration 5	xx84 <sub>H</sub>	300		
PC6_E	Port Configuration 6	xx86 <sub>H</sub>	303		
CMDR2_E	Command Register 2	xx87 <sub>H</sub>	304		
CMDR3_E	Command Register 3	xx88 <sub>H</sub>	305		
CMDR4_E	Command Register 4	xx89 <sub>H</sub>	306		
CCR3_E	Common Configuration Register 3	xx8B <sub>H</sub>	308		
CCR4_E	Common Configuration Register 4	xx8C <sub>H</sub>	310		
CCR5_E	Common Configuration Register 5	xx8D <sub>H</sub>	312		
MODE2_E	Mode Register 2	xx8E <sub>H</sub>	313		
MODE3_E	Mode Register 3	xx8F <sub>H</sub>	314		
XFIFO2L_E	Transmit FIFO 2 Lower Byte	xx9C <sub>H</sub>	325		
XFIFO2H_E	Transmit FIFO 2 Higher Byte	xx9D <sub>H</sub>	326		
XFIFO3L_E	Transmit FIFO 3 Lower Byte	xx9E <sub>H</sub>	327		
XFIFO3H_E	Transmit FIFO 3 Higher Byte	xx9F <sub>H</sub>	328		
TSEO_E	Time Slot Even/Odd Select	xxA0 <sub>H</sub>	329		
TSBS1_E	Time Slot Bit Select 1	xxA1 <sub>H</sub>	330		
TSBS2_E	Time Slot Bit Select 2	xxA2 <sub>H</sub>	331		
TSBS3_E	Time Slot Bit Select 3	xxA3 <sub>H</sub>	332		
TSS2_E	Time Slot Select 2	xxA4 <sub>H</sub>	333		



Register Short Name	Register Long Name	Offset Address	Page Number
TSS3_E	Time Slot Select 3	xxA5 <sub>H</sub>	334
TPC0_E	Test Pattern Control Register 0	xxA8 <sub>H</sub>	336
TXP1_E	TX Pulse Template Register 1	xxC1 <sub>H</sub>	337
ALS_E	Automatic Loop Switching Register	xxD9 <sub>H</sub>	343
IMR7_E	Interrupt Mask Register 7	xxDF <sub>H</sub>	349
RFIFO1L_E	Receive FIFO - HDLC Channel 1 - Lower Byte	xx00 <sub>H</sub>	350
RFIFO1H_E	Receive FIFO - HDLC Channel 1 - Higher Byte	xx01 <sub>H</sub>	351
RBD_E	Receive Buffer Delay	xx49 <sub>H</sub>	352
RES_E	Receive Equalizer Status	xx4B <sub>H</sub>	354
FRS0_E	Framer Receive Status Register 0	xx4C <sub>H</sub>	355
FRS1_E	Framer Receive Status Register 1	xx4D <sub>H</sub>	357
RSW_E	Receive Service Word Pulseframe	xx4E <sub>H</sub>	359
RSP_E	Receive Spare Bits/Additional Status	xx4F <sub>H</sub>	360
FECL_E	Framing Error Counter Lower Byte	xx50 <sub>H</sub>	362
FECH_E	Framing Error Counter Higher Byte	xx51 <sub>H</sub>	363
CVCL_E	Code Violation Counter Lower Byte	xx52 <sub>H</sub>	364
CVCH_E	Code Violation Counter Higher Byte	xx53 <sub>H</sub>	365
CEC1L_E	CRC Error Counter 1 Lower Byte	xx54 <sub>H</sub>	366
CEC1H_E	CRC Error Counter 1 Higher Byte	xx55 <sub>H</sub>	367
EBCL_E	E-Bit Error Counter Lower Byte	xx56 <sub>H</sub>	368
EBCH_E	E-Bit Error Counter Higher Byte	xx57 <sub>H</sub>	369
CEC2L_E	CRC Error Counter 2 Lower Byte	xx58 <sub>H</sub>	370
CEC2H_E	CRC Error Counter 2 Higher Byte	xx59 <sub>H</sub>	371
CEC3L_E	CRC Error Counter 3 Lower Byte	xx5A <sub>H</sub>	372
CEC3H_E	CRC Error Counter 3 Higher Byte	xx5B <sub>H</sub>	373
RSA4_E	Receive Sa4-Bit Register	xx5C <sub>H</sub>	374
RSA6S_E	Receive Sa6-Bit Status	xx61 <sub>H</sub>	375
RSP1_E	Receive Signaling Pointer 1	xx62 <sub>H</sub>	376
RSP2_E	Receive Signaling Pointer 2	xx63 <sub>H</sub>	377
SIS_E	Signaling Status Register	xx64 <sub>H</sub>	378
RSIS_E	Receive Signaling Status Register	xx65 <sub>H</sub>	379
RBCL_E	Receive Byte Count Low - HDLC Channel 1	xx66 <sub>H</sub>	381
ISR0_E	Interrupt Status Register 0	xx68 <sub>H</sub>	383
ISR1_E	Interrupt Status Register 1	xx69 <sub>H</sub>	385
ISR2_E	Interrupt Status Register 2	xx6A <sub>H</sub>	387
 ISR3_E	Interrupt Status Register 3	xx6B <sub>H</sub>	389
 ISR4_E	Interrupt Status Register 4	xx6C <sub>H</sub>	391
 ISR5_E	Interrupt Status Register 5	xx6D <sub>H</sub>	393
 GIS_E	Global Interrupt Status Register	xx6E <sub>H</sub>	395
 RS1_E	Receive CAS Register 1	xx70 <sub>H</sub>	398
RS2_E	Receive CAS Register 2	xx71 <sub>H</sub>	399



Register Short Name	Register Long Name	Offset Address	Page Number
RBC3_E	Receive Byte Count Register 3	xx91 <sub>H</sub>	402
SIS3_E	Signaling Status Register 3	xx9A <sub>H</sub>	403
RSIS3_E	Receive Signaling Status Register 3	xx9B <sub>H</sub>	404
RFIFO2L_E	Receive FIFO 2 Lower Byte	xx9C <sub>H</sub>	406
RFIFO2H_E	Receive FIFO 2 Higher Byte	xx9D <sub>H</sub>	407
RFIFO3L_E	Receive FIFO 3 Lower Byte	xx9E <sub>H</sub>	408
RFIFO3H_E	Receive FIFO 3 Higher Byte	xx9F <sub>H</sub>	409
SIS2_E	Signaling Status Register 2	xxA9 <sub>H</sub>	410
RSIS2_E	Receive Signaling Status Register 2	xxAA <sub>H</sub>	411
MFPI_E	Multi Function Port Input Register	xxAB <sub>H</sub>	413
ISR6_E	Interrupt Status Register 6	xxAC <sub>H</sub>	414
ISR7_E	Interrupt Status Register 7	xxD8 <sub>H</sub>	416
PRBSSTA_E	PRBS Status Register	xxDA <sub>H</sub>	417
CLKSTAT_E	Clock Status Register	xxFE <sub>H</sub>	419
IPC_E	Interrupt Port Configuration	0008 <sub>H</sub>	227
RTR2	Receive Time Slot Register 2	0D <sub>H</sub>	233
RTR3	Receive Time Slot Register 3	0E <sub>H</sub>	233
RTR4	Receive Time Slot Register 4	0F <sub>H</sub>	233
TTR2	Transmit Time Slot Register 2	11 <sub>H</sub>	234
TTR3	Transmit Time Slot Register 3	12 <sub>H</sub>	234
TTR4	Transmit Time Slot Register 4	13 <sub>H</sub>	234
IMR1	Interrupt Mask Register 1	15 <sub>H</sub>	236
IMR2	Interrupt Mask Register 2	16 <sub>H</sub>	236
IMR3	Interrupt Mask Register 3	17 <sub>H</sub>	236
IMR4	Interrupt Mask Register 4	18 <sub>H</sub>	236
IMR5	Interrupt Mask Register 5	19 <sub>H</sub>	236
IMR6	Interrupt Mask Register 6	1A <sub>H</sub>	236
XSA5	Transmit Sa5 Register	2D <sub>H</sub>	260
XSA6	Transmit Sa6 Register	2E <sub>H</sub>	260
XSA7	Transmit Sa7 Register	2F <sub>H</sub>	260
XSA8	Transmit Sa8 Register	30 <sub>H</sub>	260
ICB2	Idle Channel Register 2	33 <sub>H</sub>	263
ICB3	Idle Channel Register 3	34 <sub>H</sub>	263
ICB4	Idle Channel Register 4	35 <sub>H</sub>	263
LCR3_E	Loop Code Register 3	3D <sub>H</sub>	274
GCR_E	Global Configuration Register	0046 <sub>H</sub>	289
VSTR_E	Version Status Register	004A <sub>H</sub>	353
RSA5	Receive Sa5-Bit Register	5D <sub>H</sub>	374
RSA6	Receive Sa6-Bit Register	5E <sub>H</sub>	374
RSA7	Receive Sa7-Bit Register	5F <sub>H</sub>	374
RSA8	Receive Sa8-Bit Register	60 <sub>H</sub>	374



	s Overview E1 (cont'd)		De la Nevela
Register Short Name		Offset Address	Page Number
RBCH_E	Received Byte Count High - HDLC Channel 1	67 <sub>H</sub>	382
CIS_E	Channel Interrupt Status Register	006F <sub>H</sub>	396
XS3	Transmit CAS Register 3	72 <sub>H</sub>	294
RS3	Receive CAS Register 3	72 <sub>H</sub>	399
XS4	Transmit CAS Register 4	73 <sub>H</sub>	294
RS4	Receive CAS Register 4	73 <sub>H</sub>	399
XS5	Transmit CAS Register 5	74 <sub>H</sub>	294
RS5	Receive CAS Register 5	74 <sub>H</sub>	399
XS6	Transmit CAS Register 6	75 <sub>H</sub>	294
RS6	Receive CAS Register 6	75 <sub>H</sub>	399
XS7	Transmit CAS Register 7	76 <sub>H</sub>	294
RS7	Receive CAS Register 7	76 <sub>H</sub>	399
XS8	Transmit CAS Register 8	77 <sub>H</sub>	294
RS8	Receive CAS Register 8	77 <sub>H</sub>	399
XS9	Transmit CAS Register 9	78 <sub>H</sub>	294
RS9	Receive CAS Register 9	78 <sub>H</sub>	399
XS10	Transmit CAS Register 10	79 <sub>H</sub>	294
RS10	Receive CAS Register 10	79 <sub>H</sub>	399
XS11	Transmit CAS Register 11	7A <sub>H</sub>	294
RS11	Receive CAS Register 11	7A <sub>H</sub>	399
XS12	Transmit CAS Register 12	7B <sub>H</sub>	294
RS12	Receive CAS Register 12	7B <sub>H</sub>	399
XS13	Transmit CAS Register 13	7C <sub>H</sub>	294
RS13	Receive CAS Register 13	7C <sub>H</sub>	399
XS14	Transmit CAS Register 14	7D <sub>H</sub>	294
RS14	Receive CAS Register 14	7D <sub>H</sub>	399
XS15	Transmit CAS Register 15	7E <sub>H</sub>	294
RS15	Receive CAS Register 15	7E <sub>H</sub>	399
XS16	Transmit CAS Register 16	7F <sub>H</sub>	294
RS16	Receive CAS Register 16	7F <sub>H</sub>	399
PC2	Port Configuration Register 2	81 <sub>H</sub>	298
PC3	Port Configuration Register 3	82 <sub>H</sub>	298
PC4	Port Configuration Register 4	83 <sub>H</sub>	298
GPC1_E	Global Port Configuration 1	0085 <sub>H</sub>	301
GPC2_E	Global Port Configuration Register 2	008A <sub>H</sub>	307
RBC2_E	Receive Byte Count Register 2	90 <sub>H</sub>	401
GCM1_E	Global Clock Mode Register 1	0092 <sub>H</sub>	315
GCM2_E	Global Clock Mode Register 2	0093 <sub>H</sub>	316
GCM3_E	Global Clock Mode Register 2	0093 <sub>H</sub>	318
GCM3_E GCM4_E	Global Clock Mode Register 3		319
	Global Clock Mode Register 5	0095 <sub>H</sub>	319
GCM5_E	GIUDAI CIUCK MUULE REGISIEL D	0096 <sub>H</sub>	320



Register Short Name	Register Long Name	Offset Address	Page Number
GCM6_E	Global Clock Mode Register 6	0097 <sub>H</sub>	321
GCM7_E	Global Clock Mode Register 7	0098 <sub>H</sub>	323
GCM8_E	Global Clock Mode Register 7	0099 <sub>H</sub>	324
GIMR_E	Global Interrupt Mask Register	00A7 <sub>H</sub>	335
GIS2_E	Global Interrupt Status 2	00AD <sub>H</sub>	415
TXP2	TX Pulse Template Register 2	C2 <sub>H</sub>	337
TXP3	TX Pulse Template Register 3	C3 <sub>H</sub>	337
TXP4	TX Pulse Template Register 4	C4 <sub>H</sub>	337
TXP5	TX Pulse Template Register 5	C5 <sub>H</sub>	337
TXP6	TX Pulse Template Register 6	C6 <sub>H</sub>	337
TXP7	TX Pulse Template Register 7	C7 <sub>H</sub>	337
TXP8	TX Pulse Template Register 8	C8 <sub>H</sub>	337
TXP9	TX Pulse Template Register 9	C9 <sub>H</sub>	337
TXP10	TX Pulse Template Register 10	CA <sub>H</sub>	337
TXP11	TX Pulse Template Register 11	CB <sub>H</sub>	337
TXP12	TX Pulse Template Register 12	CC <sub>H</sub>	337
TXP13	TX Pulse Template Register 13	CD <sub>H</sub>	337
TXP14	TX Pulse Template Register 14	CE <sub>H</sub>	337
TXP15	TX Pulse Template Register 15	CF <sub>H</sub>	337
TXP16	TX Pulse Template Register 16	D0 <sub>H</sub>	337
GPC3_E	Global Port Configuration Register 3	00D3 <sub>H</sub>	338
GPC4_E	Global Port Configuration Register 4	00D4 <sub>H</sub>	339
GPC5_E	Global Port Configuration Register 5	00D5 <sub>H</sub>	340
GPC6_E	Global Port Configuration Register 6	00D6 <sub>H</sub>	341
INBLDTR_E	In-Band Loop Detection Time Register	00D7 <sub>H</sub>	342
PRBSTS1_E	PRBS Time Slot Register 1	00DB <sub>H</sub>	345
PRBSTS2_E	PRBS Time Slot Register 2	00DC <sub>H</sub>	346
PRBSTS3_E	PRBS Time Slot Register 3	00DD <sub>H</sub>	347
PRBSTS4_E	PRBS Time Slot Register 4	00DE <sub>H</sub>	348
IMR7	Interrupt Mask Register 7	DF <sub>H</sub>	236
DSTR_E	Device Status Register	00E7 <sub>H</sub>	418

# Table 65 Registers Overview E1 (cont'd) Pagister Short Name Pagister Long Name

The register is addressed wordwise.

# Table 66 Registers Access Types

Mode	Symbol	Description Hardware (HW)	Description Software (SW)	
Basic Access Types				
read/write	rw	Register is used as input for the HW	Register is read and writable by SW	
read/write virtual	rwv	Physically, there is no new register in the generated register file. The real readable and writable register resides in the attached hardware.	Register is read and writable by SW (same as rw type register)	



# E1 Registers

Mode	Symbol	<b>Description Hardware (HW)</b>	Description Software (SW)	
read	r	Register is written by HW (register between input and output -> one cycle delay)	Value written by SW is ignored by HW; that is, SW may write any value to this field without affecting HW behavior	
read only	ro	Same as r type register	Same as r type register	
read virtual	rv	Physically, there is no new register in the generated register file. The real readable register resides in the attached hardware.	Value written by SW is ignored by HW; th is, SW may write any value to this field without affecting HW behavior (same as type register)	
write	rite w Register is written by software and affects hardware behavior with every write by software.		Register is writable by SW. When read, the register does not return the value that has been written previously, but some constant value instead.	
the generat		Physically, there is no new register in the generated register file. The real writable register resides in the attached hardware.	Register is writable by SW (same as w type register)	
read/write hardware affected	rwh	Register can be modified by hardware and software at the same time. A priority scheme decides, how the value changes with simultaneous writes by hardware and software.	Register can be modified by HW and SW, but the priority SW versus HW has to be specified. SW can read the register.	

# Table 66 Registers Access Types (cont'd)



#### E1 RegistersTransmit FIFO - HDLC Channel 1 - Lower Byte

# 7.1 Detailed Description of E1 Control Registers

### Transmit FIFO - HDLC Channel 1 - Lower Byte

Writing data to XFIFO of HDLC channel 1 can be done in 8-bit (byte) or - if the asynchronous micro controller interface is selected - in 16-bit (word) access. The LSB is transmitted first. 64 words of transmit data can be written to the XFIFO following a XPR interrupt, see **Chapter 3.4.1.1**.

XFIFO1L_E Transmit FIFO - HDLC Channel 1 - Lower Byte					fset 00 <sub>H</sub>			Reset Value xx <sub>H</sub>
	7	6	5	4	3	2	1	0
	XF7	XF6	XF5	XF4	XF3	XF2	XF1	XF0
l	W	W	W	w	w	w	W	w

Field	Bits	Туре	Description
XF7	7	w	Transmit FIFO HDLC Channel 1, lower byte
XF6	6	w	
XF5	5	w	
XF4	4	w	
XF3	3	w	
XF2	2	w	
XF1	1	w	
XF0	0	w	



### E1 RegistersTransmit FIFO - HDLC Channel 1 \_ Higher Byte

### Transmit FIFO - HDLC Channel 1 \_ Higher Byte

Writing data to XFIFO of HDLC channel 1 can be done in 8-bit (byte) or - if the asynchronous micro controller interface is selected - in 16-bit (word) access. The LSB is transmitted first. Up to 64bytes/32 words of transmit data can be written to the XFIFO following a XPR interrupt, see **Chapter 3.4.1.1**.

XFIFO1H_E	Offset	Reset Value
Transmit FIFO - HDLC Channel 1 - Higher	xx01 <sub>H</sub>	xx <sub>H</sub>
Byte		

7	6	5	4	3	2	1	0
VEAE	VE44	VE40	VE40	VE44	VE40	VEO	VEO
XF15	XF14	XF13	XF12	XF11	XF10	XF9	XF8
w	w	w	w	w	w	w	w

Field	Bits	Туре	Description
XF15	7	w	Transmit FIFO HDLC Channel 1, higher byte
XF14	6	w	
XF13	5	w	
XF12	4	w	
XF11	3	w	
XF10	2	w	
XF9	1	w	
XF8	0	w	



# E1 RegistersCommand Register

# **Command Register**

CMDR_E Command Register				Offset xx02 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
	7	6	5	4	3	2	1	0	
	RMC	RRES	XREP	XRES	XHF	XTF	ХМЕ	SRES	
L	w	W	W	w	W	W	w	W	

Field	Bits	Туре	Description			
RMC	7	w	Receive Message Complete - HDLC Channel 1 Confirmation from external micro controller to OctalFALCTM that the current frame or data block has been fetched following a RPF or RME interrupt, thus the occupied space in the RFIFO can be released. If RMC is given while RFIFO is already cleared, the next incoming data block is cleared instantly, although interrupts are generated.			
RRES	6	w	Receiver ResetThe receive line interface except the clock and data recovery unit (DPLL), the receive framer, the one-second timer and the receive signaling controller are reset. However the contents of the control registers is not deleted.A receiver reset should be made after switching from power down to power up (GCR.PD ´1´ -> ´0´).			
XREP	5	w	Transmission Repeat - HDLC Channel 1If XREP is set together with XTF (write '24 <sub>H</sub> ' to CMDR), theOctalFALCTM repeatedly transmits the contents of the XFIFO (1 up to 64bytes) without HDLC framing fully transparently, i.e. without flag, CRC.If XREP is set together with XME (write '22 <sub>H</sub> ' to CMDR), theOctalFALCTM repeatedly transmits the contents of the XFIFO (1 up to 64bytes) including HDLC framing and calculated CRC.The cyclic transmission is stopped with a SRES command or by resettingXREP.Note: During cyclic transmission the XREP-bit has to be set with every write operation to CMDR.			
XRES	4	W	Transmitter Reset         The transmit framer and transmit line interface excluding the system         clock generator and the pulse shaper are reset. However the contents of         the control registers is not deleted.			
XHF	3	w	<b>Transmit HDLC Frame - HDLC Channel 1</b> After having written up to 32 bytes to the XFIFO, this command initiates the transmission of a HDLC frame.			
XTF	2	w	Transmit Transparent Frame - HDLC Channel 1           Initiates the transmission of a transparent frame without HDLC framing.			



### E1 RegistersNotes

Field	Bits	Туре	Description
XME	1	w	Transmit Message End - HDLC Channel 1Indicates that the data block written last to the transmit FIFO completesthe current frame. The OctalFALC <sup>™</sup> can terminate the transmissionoperation properly by appending the CRC and the closing flag sequenceto the data.
SRES	0 w		Signaling Transmitter Reset - HDLC Channel 1 The transmitter of the signaling controller is reset. XFIFO is cleared of any data and an abort sequence (seven 1's) followed by interframe time fill is transmitted. In response to SRES a XPR interrupt is generated. This command can be used by the external micro controller to abort a frame currently in transmission.
			Notes
			<ol> <li>The maximum time between writing to the CMDR register and the execution of the command takes 2.5 periods of the current system data rate. Therefore, if the external micro controller operates with a very high clock rate in comparison with the OctalFALC<sup>TM</sup>'s clock, it is recommended that bit SIS.CEC should be checked before writing to the CMDR register to avoid any loss of commands.</li> <li>If SCLKX is used to clock the transmission path, commands to the HDLC transmitter should only be sent while this clock is available. If SCLKX is missing, the command register is blocked after an HDLC command is given.</li> </ol>



### Mode Register

With this register the mode of the HDLC controller 1 is defined.

MODE_E Mode Register					iset 03 <sub>H</sub>			Reset Value 00 <sub>H</sub>
ŗ	7	6	5	4	3	2	1	0
		MDS	1	Res	HRAC	DIV	HDLCI	RFT2
L		rw			rw	rw	rw	rw

Field	Bits	Туре	Description				
MDS	7:5	rw	$\begin{array}{c} \textbf{Mode Select - HDLC Channel 1} \\ The operating mode of the HDLC controller is selected. \\ 000_{\text{B}} , Reserved \\ 001_{\text{B}} , Signaling System 7 (SS7) support^{1)}, see Chapter 4.3.2 \\ 010_{\text{B}} , One-byte address comparison mode (RAL1,2) \\ 011_{\text{B}} , Two-byte address comparison mode (RAH1,2 and RAL1,2) \\ 100_{\text{B}} , No address comparison \\ 101_{\text{B}} , One-byte address comparison mode (RAH1,2) \\ 110_{\text{B}} , Reserved \\ 111_{\text{B}} , No HDLC framing mode \end{array}$				
HRAC	3	rw	Receiver Active - HDLC Channel 1Switches the HDLC receiver to operational or inoperational state. $0_B$ , HDLC Receiver inactive $1_B$ , HDLC Receiver active				
DIV	2	rw	Data Inversion - HDLC Channel 1Setting this bit inverts the internal generated HDLC channel 1 datastream. $0_B$ , Normal operation, HDLC data stream not inverted				
HDLCI	1	rw	1 <sub>B</sub> , HDLC data stream inverted         Inverse HDLC Operation Selection         Setting this bit switches the HDLC channel to the system side ("inverse"         HDLC configuration).         0 <sub>B</sub> , HDLC protocol is sent and received on line side.         1 <sub>B</sub> , HDLC protocol is sent and received on system side.				
RFT2	0	rw	<ul> <li>HDLC Receive FIFO Size Selection - HDLC channel 1         This bit selects the receive FIFO size of the HDLC channel 1, see         Table 10.         0<sub>B</sub> , HDLC receive FIFO is 32, 16, 4 or 2 byte deep, dependent on CCR1.RFT(1:0)             Note: Use this mode for software compatibility with QuadFALC®.         1<sub>B</sub> , HDLC receive FIFO is 64 byte deep to improve the HDLC performance)             Note: Use this mode to improve the HDLC performance. No dependency from CCR1.RFT(1:0).         </li> </ul>				

1) CCR2.RADD must be set, if SS7 mode is selected



### E1 RegistersReceive Address Byte High Register 1

### **Receive Address Byte High Register 1**

In operating modes that provide high byte address recognition, the high byte of the received address is compared to the individually programmable values in RAH1 and RAH2. The address registers are used by all HDLC channels in common. Bit 1 (C/R-bit) is excluded from address comparison

RAH1_E	Offset	Reset Value
Receive Address Byte High Register 1	xx04 <sub>H</sub>	FD <sub>H</sub>

7	6	5	4	3	2	1	0
RAH17	RAH16	RAH15	RAH14	RAH13	RAH12	0	RAH10
rw	rw	rw	rw	rw	rw	r	rw

Field	Bits	Туре	Description
RAH17	7	rw	Value of Second Individual High Address Bit RAH17.
RAH16	6	rw	Value of Second Individual High Address Bit RAH16.
RAH15	5	rw	Value of Second Individual High Address Bit RAH15.
RAH14	4	rw	Value of Second Individual High Address Bit RAH14.
RAH13	3	rw	Value of Second Individual High Address Bit RAH13.
RAH12	2	rw	Value of Second Individual High Address Bit RAH12.
0	1	r	<b>Not valid</b> This bit (C/R bit) is excluded from address comparison.
RAH10	0	rw	Value of Second Individual High Address Bit RAH10.



# E1 RegistersReceive Address Byte High Register 2

# Receive Address Byte High Register 2

RAH2_E Receive		e High Register		Dffset xx05 <sub>H</sub>			Reset Value FF <sub>H</sub>
7	6	5	4	3	2	1	0
RAH	25 RAH2	24 RAH23	RAH22	RAH21	RAH20	RAH19	RAH18
rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description	
RAH25	7	rw	Value of Second Individual High Address Bit RAH17.	
RAH24	6	rw	Value of Second Individual High Address Bit RAH16.	
RAH23	5	rw	Value of Second Individual High Address Bit RAH15.	
RAH22	4	rw	Value of Second Individual High Address Bit RAH14.	
RAH21	3	rw	Value of Second Individual High Address Bit RAH13.	
RAH20	2	rw	Value of Second Individual High Address Bit RAH12.	
RAH19	1	rw	Value of Second Individual High Address Bit RAH11.	
RAH18	0	rw	Value of Second Individual High Address Bit RAH10.	



# E1 RegistersReceive Address Byte Low Register 1

# Receive Address Byte Low Register 1

	RAL1_E Receive Addi	ress Byte Lov	v Register 1		fset 06 <sub>H</sub>			Reset Value FF <sub>H</sub>
ſ	7	6	5	4	3	2	1	0
	RAL17	RAL16	RAL15	RAL14	RAL13	RAL12	RAL11	RAL10
l	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description	
RAL17	7	rw	Value of First Individual Low Address Byte RAL17	
RAL16	6	rw	Value of First Individual Low Address Bit RAL16.	
RAL15	5	rw	ValLe of First Individual Low Address Bit RAH15.	
RAL14	4	rw	Value of First Individual Low Address Bit RAL14.	
RAL13	3	rw	Value of First Individual Low Address Bit RAL13.	
RAL12	2	rw	Value of First Individual Low Address Bit RAL12.	
RAL11	1	rw	Value of First Individual Low Address Bit RAL11.	
RAL10	0	rw	Value of First Individual Low Address Bit RAL10.	



# E1 RegistersReceive Address Byte Low Register 2

# Receive Address Byte Low Register 2

RAL2_E Receive	ceive Address Byte Low Register		ow Register 2		fset 07 <sub>H</sub>			Reset Value FF <sub>H</sub>
7		6	5	4	3	2	1	0
RAL	25 R	AL24	RAL23	RAL22	RAL21	RAL20	RAL19	RAL18
rw	·	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description	
RAL25	7	rw	Value of Second Individual Low Address Bit RAL25.	
RAL24	6	rw	Value of Second Individual Low Address Bit RAL24.	
RAL23	5	rw	Value of Second Individual Low Address Bit RAL23.	
RAL22	4	rw	Value of Second Individual Low Address Bit RAL22.	
RAL21	3	rw	Value of Second Individual Low Address Bit RAL21.	
RAL20	2	rw	Value of Second Individual Low Address Bit RAL20.	
RAL19	1	rw	Value of Second Individual Low Address Bit RAL19.	
RAL18	0	rw	Value of Second Individual Low Address Bit RAL18.	



# E1 RegistersInterrupt Port Configuration

### Interrupt Port Configuration

# See Chapter 3.4.4 and Table 16.

Note: Unused bits have to be cleared.

IPC_E Interrupt Port	t Configuratio	on		fset 08 <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
VISPLL		Ri	es	1	SSYF	I	C
rw					rw	r	w

Field	Bits	Туре	Description
VISPLL	7	rw	Masked PLL Interrupts VisibleSee also Chapter 3.4.4 $0_B$ , Masked interrupt status bit PLLLC is not visible in register GIS2. $1_B$ , Masked interrupt status bit PLLLC is visible in GIS2.
SSYF	2	rw	Select SYNC Frequency         Only applicable in master mode (LIM0.MAS = '1') and bit CMR2.DCF is cleared, see also Table 16.         Note: If COMP = '1' the bits SSYF of both pseudo QuadFALCs are logically ored.
			$0_B$ , Reference clock on port SYNC is 2.048 MHz $1_B$ , Reference clock on port SYNC is 8 kHz
IC	1:0	rw	Interrupt Port ConfigurationThese bits define the function of the interrupt output pins: If COMP = '1',pins INT1 and INT2 of the pseudoQuadFALC1 and pseudoQuadFALC2respectively; if COMP = '0', pin INT is defined, see also Chapter 3.4.4. $X0_B$ , Open drain output $01_B$ , Push/pull output, active low $11_B$ , Push/pull output, active high



# E1 RegistersCommon Configuration Register 1

# **Common Configuration Register 1**

	CCR1_E Common Col	nfiguration Re	egister 1		iset 09 <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	Res	XTS16RA	CASM	EITS	ITF	XMFA	RI	FT1
		rw	rw	rw	rw	rw	ı	Ŵ

Field	Bits	Туре	Description
XTS16RA	6	rw	Send Remote Alarm in Time Slot 16 Sending of remote alarm in time slot 16 towards remote end by setting bit "Y" in the CAS multiframe alignment word. If XS registers are used for CAS (instead of XSIG), bit XS1.2 ("Y") is logically ored with XTS16RA. If XSIG is used for CAS, Y-data received on XSIG is logically ored with XTS16RA. $0_B$ , No remote alarm insertion $1_B$ , Remote alarm insertion
CASM	5	rw	<ul> <li>CAS Synchronization Mode         Determines the synchronization mode of the channel associated signaling multiframe alignment.         0<sub>B</sub> , Synchronization is done in accordance to ITU-T G.732         1<sub>B</sub> , Synchronization is established when two consecutively correct multiframe alignment pattern are found.     </li> </ul>
EITS	4	rw	<ul> <li>Enable Internal Time Slot 0 to 31 Signaling</li> <li>0<sub>B</sub> , Internal signaling in time slots 0 to 31 defined by registers RTR(4:1) or TTR(4:1) is disabled.</li> <li>1<sub>B</sub> , Internal signaling in time slots 0 to 31 defined by registers RTR(4:1) or TTR(4:1) is enabled.</li> </ul>
ITF	3	rw	Interframe Time Fill Determines the idle (= no data to be sent) state of the transmit data coming from the signaling controller. $0_B$ , Continuous logical "1" is output $1_B$ , Continuous flag sequences are output ("01111110" bit patterns)



# E1 RegistersSimilar Registers

Field	Bits	Туре	Description				
XMFA	2	rw	<ul> <li>Transmit Multiframe Aligned</li> <li>Determines the synchronization between the framer and the corresponding signaling controller.</li> <li>Note: During the transmission of the XFIFO content, the SYPX or XMFS interval time should not be changed, otherwise the XFIFO data has to be retransmitted.</li> </ul>				
			<ul> <li>0<sub>B</sub> , The contents of the XFIFO is transmitted without multiframe alignment.</li> <li>1<sub>B</sub> , The contents of the XFIFO is transmitted multiframe aligned. The first byte in XFIFO is transmitted in the first time slot selected by TTR(4:1) and so on. After reception of a complete multiframe in the time slot mode (RTR(4:1)) an ISR0.RME interrupt is generated, if no HDLC mode is enabled. In Sa-bit access mode XMFA is not valid.</li> </ul>				
RFT1	1:0	rw	<ul> <li>RFIFO Threshold Level - HDLC Channel 1</li> <li>The size of the accessible part of RFIFO can be determined by programming these bits and the bit MODE.RFT2. If MODE.RFT2 = '1' these bits are not valid and the accessable receive FIFO size is 64 byte. The value of RFT(2:0) can be changed dynamically. See Table 10</li> <li>If reception is not running or</li> <li>After the current data block has been read, but before the command CMDR.RMC is issued (interrupt controlled data transfer).</li> </ul>				
			Note: Changing of the value of RFT(2:0) is possible even during the reception of one frame. The total length of the received frame can be always read directly in RBCL, RBCH after a RPF interrupt, except when the threshold is increased during reception of that frame. The real length can then be inferred by noting which bit positions in RBCL are reset by a RMC command (see table <b>RFT Constant Values</b> ).				
			$000_{B}$ , 32 bytes (default value) $001_{B}$ , 16 bytes $010_{B}$ , 4 bytes $011_{B}$ , 2 bytes $1xx_{B}$ , 64 bytes				

# Similar Registers

### Table 67 RFT Constant Values

Name and Description	Value
Bit Positions in RBCL Reset by a CMDR.RMC Command	1xx <sub>B</sub>
RBC(5:0)	
Bit Positions in RBCL Reset by a CMDR.RMC Command	000 <sub>B</sub>
RBC(4:0)	
Bit Positions in RBCL Reset by a CMDR.RMC Command	001 <sub>B</sub>
RBC(3:0)	



# E1 RegistersSimilar Registers

# Table 67 RFT Constant Values (cont'd)

Name and Description	Value
Bit Positions in RBCL Reset by a CMDR.RMC Command	010 <sub>B</sub>
RBC(1:0)	
Bit Positions in RBCL Reset by a CMDR.RMC Command	011 <sub>B</sub>
RBC0	



# E1 RegistersCommon Configuration Register 2

# **Common Configuration Register 2**

Note: Unused bits have to be cleared.

CCR2_E Common Configuration Register 2					set )A <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	R	es	TSFL	RADD	Res	RCRC	XCRC	Res
			rw	rw		rw	rw	

Field	Bits	Туре	Description
TSFL	5	rw	<ul> <li>Enable Shared Flags in Transmit Direction         In receive direction shared flag is detected automatically         0<sub>B</sub> , Both, an opening and a closing flag ('7Eh') are transmitted for each HDLC frame (normal operation).         1<sub>B</sub> , The closing flag ('7Eh') of a previously transmitted frame simultaneously becomes the opening flag of the following frame if there is one to be transmitted.     </li> </ul>
RADD	4	rw	<b>Receive Address Pushed to RFIFO - HDLC Channel 1</b> If this bit is set, the received HDLC address information (1 or 2 bytes, depending on the address mode selected by MODE.MDS0) is pushed to RFIFO. This function is applicable in non-auto mode and transparent mode 1.RADD must be set, if SS7 mode is selected, see Chapter 4.3.2.
RCRC	2	rw	Receive CRC on/off - HDLC Channel 1Only applicable in non-auto mode.If this bit is set, the received CRC checksum is written to RFIFO(CRC-ITU-T: 2 bytes). The checksum, consisting of the 2 last bytes in thereceived frame, is followed by the status information byte (contents ofregister RSIS). The received CRC checksum is additionally checked forcorrectness. If non-auto mode is selected, the limits for "valid frame"check are modified (refer toRSIS.VFR), see Chapter 4.3.2.
XCRC	1	rw	<ul> <li>Transmit CRC on/off - HDLC Channel 1</li> <li>If this bit is set, the CRC checksum is not generated internally. It has to be written to the transmit FIFO as the last two bytes. The transmitted frame is closed automatically with a closing flag.</li> <li>Note: The OctalFALCTM does not check whether the length of the frame, <i>i.e. the number of bytes to be transmitted makes sense or not.</i></li> </ul>



### Framer Mode Register 4

Configures the condition when to clear and when to set the bit FRS1.RDI. *Note: Unused bits have to be cleared.* 

RDICR_E RDI Clear Co	ndition Regis	ter		fset 0B <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
	Res			RDIC		RDIS	
<u></u>			1	rw		rw	

Field	Bits	Туре	Description
RDIC	3:2	rw	RDI Clear Condition
			$\begin{array}{l} 00_{B} \\ 00_{B} \\ 01_{B} \\ 01_{B$
RDIS	1:0	rw	RDI Set Condition
			00 <sub>B</sub> , RDI condition must be detected for at least 1 multiframe/double frame.
			01 <sub>B</sub> , RDI condition must be detected for at least 2 multiframe/double frame.
			10 <sub>B</sub> , RDI condition must be detected for at least 3 multiframe/double frame.
			<ul> <li>11<sub>B</sub> , RDI condition must be detected for at least 4 multiframe/double frame.</li> </ul>



#### E1 RegistersReceive Time Slot Register 1

### **Receive Time Slot Register 1**

See Chapter 4.6.4.

RTR1_E Receive Time Slot Register 1					fset DC <sub>H</sub>			Reset Value 00 <sub>H</sub>
	7	6	5	4	3	2	1	0
	TS0	TS1	TS2	TS3	TS4	TS5	TS6	TS7
	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description						
TS0	7	rw	Time Slot						
TS1	6		These bits define the received time slots on the system highway port						
TS2	5		RDO to be extracted to RFIFO and marked. Additionally these registers						
TS3	4		control the RSIGM marker which can be forced high during the corresponding time slots independently of bit CCR1.EITS.A one in the						
TS4	3		RTR(4:1) bits samples the corresponding time slots and send their						
TS5	2		to the RFIFO of the signaling controller if bit CCR1.EITS is						
TS6	1		set.Assignments:						
TS7	0		<ul> <li>TS0 is assigned to Time slot 0TS31 is assigned to Time slot 31</li> <li>0<sub>B</sub> , The corresponding time slot is not extracted and stored into the RFIFO.</li> <li>1<sub>B</sub> , The contents of the selected time slot is stored in the RFIFO. Although the idle time slots can be selected. This function is activated, if bit CCR1.EITS is set. The corresponding time slot is forced high on marker pin RSIGM.</li> </ul>						

### **Similar Registers**

Registers RTR2 to RTR4 have the same description. Their reset values are '00 $_{\rm H}$ '.

The Offset Addresses are listed in **RTRn Overview**, for bit names and layout refer to **Receive Time Slot Registers**.

### Table 68RTRn Overview

Register Short Name	Register Long Name	Offset Address	Page Number
RTR2	Receive Time Slot Register 2	0D <sub>H</sub>	
RTR3	Receive Time Slot Register 3	0E <sub>H</sub>	
RTR4	Receive Time Slot Register 4	0F <sub>H</sub>	

### Table 69 Receive Time Slot Registers

	7	6	5	4	3	2	1	0
RTR1	TS0	TS1	TS2	TS3	TS4	TS5	TS6	TS7
RTR2	TS8	TS9	TS10	TS11	TS12	TS13	TS14	TS15
RTR3	TS16	TS17	TS18	TS19	TS20	TS21	TS22	TS23
RTR4	TS24	TS25	TS26	TS27	TS28	TS29	TS30	TS31



### E1 RegistersTransmit Time Slot Register 1

### **Transmit Time Slot Register 1**

See Chapter 4.6.4.

TTR1_E Transmit Time Slot Register 1					iset 10 <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	TS0	TS1	TS2	TS3	TS4	TS5	TS6	TS7
	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description					
TS0	7	rw	Time Slot					
TS1	6		These bits define the transmit time slots on the system highway to be					
TS2	5		inserted. Additionally these registers control the XSIGM marker which					
TS3	4		can be forced high during the corresponding time slots independently of bit CCR1.EITS.A one in the TTR(4:1) bits inserts the corresponding time					
TS4	3		slot sourced by the XFIFO in the data received on pin XDI, if bit					
TS5	2		CCR1.EITS is set. If SIC3.TTRF is set and CCR1.EITS is cleared					
TS6	1		insertion of data received on port XSIG is controlled by this registers.					
TS7	0		<ul> <li>Assignments:</li> <li>TS0 is assigned to Time slot 0TS31 is assigned to Time slot 31</li> <li>0<sub>B</sub> , The selected time slot is not inserted into the outgoing data stream.</li> <li>1<sub>B</sub> , The contents of the selected time slot is inserted into the outgoing data stream from XFIFO. This function is active only if bit CCR1.EITS is set. The corresponding time slot is forced high on marker pin XSIGM.</li> </ul>					

### **Similar Registers**

Registers TTR2 to TTR4 have the same description. Their reset values are '00<sub>H</sub>'.

The Offset Addresses are listed in **TTRn Overview**, for bit names and layout refer to **Transmit Time Slot Registers**.

### Table 70 TTRn Overview

Register Short Name	Register Long Name	Offset Address	Page Number
TTR2	Transmit Time Slot Register 2	11 <sub>H</sub>	
TTR3	Transmit Time Slot Register 3	12 <sub>H</sub>	
TTR4	Transmit Time Slot Register 4	13 <sub>H</sub>	

#### Table 71 Transmit Time Slot Registers

	7	6	5	4	3	2	1	0
TTR1	TS0	TS1	TS2	TS3	TS4	TS5	TS6	TS7
TTR2	TS8	TS9	TS10	TS11	TS12	TS13	TS14	TS15



# E1 RegistersSimilar Registers

	······································								
TTR3	TS16	TS17	TS18	TS19	TS20	TS21	TS22	TS23	
TTR4	TS24	TS25	TS26	TS27	TS28	TS29	TS30	TS31	

## Table 71 Transmit Time Slot Registers (cont'd)



### E1 RegistersInterrupt Mask Register 0

### Interrupt Mask Register 0

Each interrupt source can generate an interrupt signal on port INT (or INT1 and INT2 respectively). Characteristics of the output stage are defined by register IPC. A "1" in a bit position of IMR(7:0) sets the mask active for the interrupt status in ISR(7:0). Masked interrupt statuses neither generate a signal on INT, nor are they visible in register GIS. Moreover, they are- not displayed in the interrupt status register if bit GCR.VIS is cleared- displayed in the interrupt status register if bit GCR.VIS is set, see **Chapter 3.4.4**.

Note: After reset, all interrupts are disabled.

IMR0_E Interrupt Mas	sk Register 0			iset 14 <sub>H</sub>		Reset Value FF <sub>H</sub>		
7	6	5	4	3	2	1	0	
RME	RFS	T8MS	RMB	CASC	CRC4	SA6SC	RPF	
rw	rw	rw	rw	rw	rw	rw	rw	

Field	Bits	Туре	Description
RME	7	rw	Interrupt Mask Register
RFS	6		Each interrupt source can generate an interrupt signal on port INT (or
T8MS	5		INT1 and INT2 respectively). Characteristics of the output stage are
RMB	4		defined by register IPC. A '1' in a bit position of IMR(7:0) sets the mask active for the interrupt status in ISR(7:0). Mask interrupt statuses neither
CASC	3		generate a signal on INT (INT1, INT2), not are they visible in register GIS.
CRC4	2		Moreover they are not displayed in the interrupt status register if bit
SA6SC	1		GCR.VIS is cleared; they are displayed in the interrupt status register if
RPF	0		bit GCR.VIS is set.

### **Similar Registers**

Registers IMR1 to IMR5 have the same description. Their reset values are  $FF_{H}$ .

The Offset Addresses are listed in IMRn Overview, for bit names and layout refer to Interrupt Mask Registers.

### Table 72 IMRn Overview

Register Short Name	Register Long Name	Offset Address	Page Number
IMR1	Interrupt Mask Register 1	15 <sub>H</sub>	
IMR2	Interrupt Mask Register 2	16 <sub>H</sub>	
IMR3	Interrupt Mask Register 3	17 <sub>H</sub>	
IMR4	Interrupt Mask Register 4	18 <sub>H</sub>	
IMR5	Interrupt Mask Register 5	19 <sub>H</sub>	
IMR6	Interrupt Mask Register 6	1A <sub>H</sub>	
IMR7	Interrupt Mask Register 7	DF <sub>H</sub>	

### Table 73 Interrupt Mask Registers

Bit number	7	6	5	4	3	2	1	0
IMR0	RME	RFS	T8MS	RMB	CASC	CRC4	SA6SC	RPF



#### E1 RegistersSimilar Registers

IMR1	LLBSC	RDO	ALLS	XDU	XMB	SUEX	XLSC	XPR	
IMR2	FAR	LFA	MFAR	T400MS	AIS	LOS	RAR	RA	
IMR3	ES	SEC	LMFA16	AIS16	RA16	LTC	RSN	RSP	
IMR4	XSP	XSN	RME2	RFS2	RDO2	ALLS2	XDU2	RPF2	
IMR5	XPR2	XPR3	RME3	RFS3	RDO3	ALLS3	XDU3	RPF3	
IMR6	SOLSU	SOLSD	LOLSU	LOLSD	SILSU	SILSD	LILSU	LILSD	
IMR7				XCLKSS1	XCLKSS0				

### Table 73 Interrupt Mask Registers (cont'd)

IMR3.LTC masks the status it ISR3.LTC.

Loop code monitoring with registers ISR6 and IMR6 might not be necessary in both directions (line and system side) simultaneously.



### E1 RegistersSingle Bit Defect Insertion Register

### **Single Bit Defect Insertion Register**

After setting the corresponding bit, the selected defect is inserted into the transmit data stream at the next possible position. After defect insertion is completed, the bit is reset automatically. See **Chapter 4.7.7**.

	ERR_E Single Bit De	fect Insertion	Register		<sup>:</sup> set 1B <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	Res		IFASE	IMFE	ICRCE	ICASE	IPE	IBV
-			rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
IFASE	5	rw	Insert single FAS defect
			$0_B$ , no insertion. $1_B$ , a FAS defect is inserted into the transmit data stream.
IMFE	4	rw	Insert single multiframe defect
			$0_B$ , no insertion. $1_B$ , a multiframe defect is inserted into the transmit data stream.
ICRCE	3	rw	Insert single CRC defect
			$0_B$ , no insertion. $1_B$ , a CRC defect is inserted into the transmit data stream.
ICASE	2	rw	Insert single CAS defect
			$0_B$ , no insertion. $1_B$ , a CAS defect is inserted into the transmit data stream.
IPE	1	rw	Insert single PRBS defect
			$0_B$ , no insertion. $1_B$ , a PRBS defect is inserted into the transmit data stream.
IBV	0	rw	Insert bipolar violation
			Note: Except for CRC defects, CRC checksum calculation is done after defect insertion.
			$egin{aligned} 0_B & , no insertion. \ 1_B & , a bipolar violation defect is inserted into the transmit data stream. \end{aligned}$



# Framer Mode Register 0

	MR0_E ramer Mode	Register 0		Of xx	Reset Value 00 <sub>H</sub>			
_	7	6	5	4	3	2	1	0
	хс		R	RC		ALM	FRS	SIM
rw		rw		rw	rw	rw	rw	

Field	Bits	Туре	Description
XC	7:6	rw	Transmit CodeSerial line code for the transmitter, independent of the receiver.After changing XC(1:0), a transmitter software reset is required(CMDR.XRES = 1). See Chapter 3.7.1. $00_B$ , NRZ (optical interface) $01_B$ , CMI (1T2B+HDB3), (optical interface) $10_B$ , AMI (ternary or digital dual-rail interface) $11_B$ , HDB3 Code (ternary or digital dual-rail interface)
RC	5:4	rw	Receive CodeSerial line code for the receiver, independent of the transmitter.After changing RC(1:0), a receiver software reset is required(CMDR.RRES = '1'). See Chapter 3.6.1. $00_B$ , NRZ (optical interface) $01_B$ , CMI (1T2B+HDB3), (optical interface) $10_B$ , AMI (ternary or digital dual-rail interface) $11_B$ , HDB3 Code (ternary or digital dual-rail interface)
EXZE	3	rw	Extended HDB3 Error DetectionSelects error detection mode. $0_B$ , Only double violations are detected. $1_B$ , Extended code violation detection: 0000 strings are detected additionally. Incrementing of the code violation counter CVC is done after receiving four zeros. Errors are indicated by FRS1.EXZD = '1'. If HDB3 code is enabled, counting of bipolar violations in substitution patterns is only done, if the violation bits of two consecutive substitution patterns have different polarities.



Field	Bits	Туре	Description		
ALM	2	rw	Alarm Mode		
			Selects the AIS alarm detection mode.		
			<ul> <li>0<sub>B</sub> , The AIS alarm is detected according to ETS300233. Detection: An AIS alarm is detected if the incoming data stream contains less than 3 zeros within a period of 512 bits and a loss of frame alignment is indicated. Recovery: The alarm is cleared if 3 or more zeros within 512 bits are detected or the FAS word is found.</li> <li>1<sub>B</sub> , The AIS alarm is detected according to ITU-T G.775 Detection: An AIS alarm is detected if the incoming data stream contains less than 3 zeros in each doubleframe period of two consecutive doubleframe periods (1024 bits). Recovery: The alarm is cleared if 3 or more zeros are detected within two consecutive doubleframe periods.</li> </ul>		
FRS	1	rw	<b>Force Resynchronization</b> A transition from low to high initiates a resynchronization procedure of the pulse frame and the CRC-multiframe (if enabled by bit FMR2.RFS1) starting directly after the old framing candidate.		
SIM	0	rw	Starting directly after the old framing candidate.         Alarm Simulation         SIM has to be held stable at high or low level for at least one receive cl period before changing it again.         0 <sub>B</sub> , Normal operation.         1 <sub>B</sub> , Initiates internal error simulation of AIS, loss-of-signal, loss of synchronization, remote alarm, slip, framing errors, CRC errors and code violations. The error counters FEC, CVC, CEC1 are incremented.		



# Framer Mode Register 1

	Framer Mode Register         7       6         MFCS       AFR         rw       rw				fset 1D <sub>H</sub>		Reset Value 00 <sub>H</sub>	
	7	6	5	4	3	2	1	0
	MFCS	AFR	ENSA	PMOD	XFS	ECM	SSD0	XAIS
L	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
MFCS	7	rw	Multiframe Force Resynchronization Only valid if CRC multiframe format is selected (FMR2.RFS(1:0) = 10). A transition from low to high initiates the resynchronization procedure for CRC-multiframe alignment without influencing doubleframe synchronous state. In case, "Automatic Force Resynchronization" (FMR1.AFR) is enabled and multiframe alignment cannot be regained, a new search of doubleframe (and CRC multiframe) is automatically initiated.
AFR	6	rw	Automatic Force Resynchronization Only valid if CRC multiframe format is selected (FMR2.RFS(1:0) = 10). If this bit is set, a search of doubleframe alignment is automatically initiated if two multiframe patterns with a distance of n x 2 ms have not been found within a time interval of 8 ms after doubleframe alignment has been regained or command FMR1.MFCS has been issued.
ENSA	5	rw	<ul> <li>Enable Sa-Bit Access through Register XSA4-8</li> <li>Only applicable if FMR1.XFS is set.</li> <li>0<sub>B</sub> , Normal operation. The Sa-bit information is taken from bits XSW.XY(4:0) and written to bits RSW.RY(4:0).</li> <li>1<sub>B</sub> , Sa-bit register access. The Sa-bit information is taken from the registers XSA(8:4). In addition, the received information is written to registers RSA(8:4). Transmitting of the contents of registers XSA(8:4) is disabled if one of time slot 0 transparent modes is enabled (XSP.TT0 or TSWM.SA(8:4)).</li> </ul>
PMOD	4	rw	PCM ModeThis bit decides between E1 and T1/J1 mode. Switching from E1 to T1 orvice versa the device needs up to 20 $\mu$ s to settle up to the internalclocking.00B, PCM 30 or E1 mode.11B, PCM 24 or T1/J1 mode (see RC0.SJR for T1/J1 selection).
XFS	3	rw	$\begin{array}{l} \label{eq:select} \textbf{Transmit Framing Select}\\ \text{Selection of the transmit framing format can be done independently of the receive framing format.}\\ \textbf{0}_{B}  , \text{Doubleframe format enabled.}\\ \textbf{1}_{B}  , \text{CRC4-multiframe format enabled.} \end{array}$



Field	Bits	Туре	Description
ECM	2	rw	Error Counter Mode
			<ul> <li>The function of the error counters is determined by this bit.</li> <li>0<sub>B</sub> , Before reading an error counter the corresponding bit in the Disable Error Counter register (DEC) has to be set. In 8-bit access the low byte of the error counter should always be read before the high byte. The error counters are reset with the rising edge of the corresponding bits in the DEC register.</li> <li>1<sub>B</sub> , Every second the error counter is latched and then automatically reset. The latched error counter state should be read within the next second. Reading the error counter during updating should be avoided (do not access an error counter within 1 µs after the one-second interrupt occurs).</li> </ul>
SSD0	1	rw	Select System Data Rate 0FMR1.SSD0 and SIC1.SSD1 define the data rate on the system highway.See Chapter 4.6. Programming is done with SSD1/SSD0 in the followingtable. $00_B$ , 2.048 Mbit/s $01_B$ , 4.096 Mbit/s $10_B$ , 8.192 Mbit/s $11_B$ , 16.384 Mbit/s
XAIS	0	rw	<b>Transmit AIS Towards Remote End</b> Sends AIS on ports XL1, XL2, XOID towards the remote end. The outgoing data stream which can be looped back through the local loop to the system interface is not affected.



# Framer Mode Register 2

FMR2_E Framer Mode Register 2				Offset xx1E <sub>H</sub>				Reset Value 00 <sub>H</sub>		
	7	6	5	4	3	2	1	0		
	RFS		RTM	DAIS	SAIS	PLB	AXRA	ALMF		
	rw		rw	rw	rw	rw	rw	rw		

Field	Bits	Туре	Description
RFS	7:6	rw	Receive Framing Select
			<ul> <li>00<sub>B</sub> , Doubleframe format</li> <li>01<sub>B</sub> , Doubleframe format</li> <li>10<sub>B</sub> , CRC4 Multiframe format</li> <li>11<sub>B</sub> , CRC4 Multiframe format with modified CRC4 Multiframe alignment algorithm (Interworking according to ITU-T G.706 Annex B). Setting of FMR3.EXTIW changes the reaction after the 400 ms time-out.</li> </ul>
RTM	5	rw	Receive Transparent Mode
			<ul> <li>0<sub>B</sub> , normal mode</li> <li>1<sub>B</sub> , Setting this bit disconnects control of the internal elastic store from the receiver. The elastic store is now in a "free running" mode without any possibility to actualize the time slot assignment to a new frame position in case of resynchronization of the receiver. This function can be used together with the "disable AIS to system interface" feature (FMR2.DAIS) to realize undisturbed transparent reception. This bit should be enabled in case of unframed data reception mode</li> </ul>
DAIS	4	rw	Disable AIS to System Interface
			<ul> <li>0<sub>B</sub> , AIS is automatically inserted into the data stream to RDO if Octal FALC is in asynchronous state.</li> <li>1<sub>B</sub> , Automatic AIS insertion is disabled. Furthermore, AIS insertion can be initiated by programming bit FMR2.SAIS.</li> </ul>
SAIS	3	rw	$\begin{array}{l} \textbf{Send AIS Towards System Interface} \\ \text{Sends AIS on output RDO towards system interface. This function is not} \\ \text{influenced by bit FMR2.DAIS.} \\ \textbf{0}_{B}  , \text{ no sending of AIS} \\ \textbf{1}_{B}  , \text{ sending of AIS} \end{array}$



Field	Bits	Туре	Description
PLB	2	rw	<ul> <li>Payload Loop-Back</li> <li>See Chapter 4.7.3.</li> <li>O<sub>B</sub> , Normal operation. Payload loop is disabled.</li> <li>1<sub>B</sub> , The payload loop-back loops the data stream from the receiver section back to transmitter section. Looped data is output on pin RDO. Data received on port XDI, XSIG, SYPX and XMFS is ignored. With XSP.TT0 = '1' time slot 0 is also looped back. If XSP.TT0 = 0 time slot 0 is generated internally. AIS is sent immediately on port RDO by setting the FMR2.SAIS bit. It is recommended to write the actual value of XC1 into this register once again, because a write access to register XC1 sets the read/write pointer of the transmit elastic buffer into its optimal position to ensure a maximum wander compensation (the write operation forces a slip).</li> </ul>
AXRA	1	rw	Automatic Transmit Remote Alarm         0 <sub>B</sub> , Normal operation (remote alarm bit is not set automatically)         1 <sub>B</sub> , The remote alarm bit is set automatically in the outgoing data stream if the receiver is in asynchronous state (FRS0.LFA bit is set). In synchronous state the remote alarm bit is reset. Additionally in multiframe format FMR2.RFS1 = '1' and FMR3.EXTIW = '1' and the 400 ms time-out has elapsed, the remote alarm bit is active in the outgoing data stream. In multiframe synchronous state the outgoing remote alarm bit is cleared. The remote alarm will be send at least for one second. Superframe Format (F4, F12, F72): Bit 2 in every DS0 channel is forced to zero, even if the payload is not channelized. Extended Superframe Format (ESF): A repeating 16-bit pattern "111111100000000" is transmitted continuously on the ESF data link. This pattern may be interrupted, while interrupt periods do not exceed 100 ms.
ALMF	0	rw	<ul> <li>Automatic Loss of Multiframe</li> <li>0<sub>B</sub> , Normal operation</li> <li>1<sub>B</sub> , The receiver searches a new basic and multiframing if more than 914 CRC errors have been detected in a time interval of one second. The internal 914 CRC error counter is reset if the multiframe synchronization is found. Incrementing the counter is only enabled in the multiframe synchronous state.</li> </ul>



# E1 RegistersChannel Loop-Back

# Channel Loop-Back

LOOP_E Channel Loop-Back				Offset xx1F <sub>H</sub>			Reset Value 00 <sub>H</sub>		
ſ	7	6	5	4	3	2	1	0	
	Re	es	ECLB		I	CLA	1		
L			rw			rw		·	

Field	Bits	Туре	Description
ECLB	5	rw	Enable Channel Loop-Back
			See Chapter 4.7.5
			0 <sub>B</sub> , Disables the channel loop-back.
			1 <sub>B</sub> , Enables the channel loop-back selected by this register.
CLA	4:0	rw	Channel Address For Loop-Back
			CLA = 0 to 31 selects the channel.During looped back the contents of the assigned outgoing channel on ports XL1/XDOP/XOID and XL2/XDON is equal to the idle channel code programmed at register IDLE. See Chapter 4.7.5



### E1 RegistersTransmit Service Word Pulseframe

### **Transmit Service Word Pulseframe**

	KSW_E Fransmit Ser	7 6 5			fset 20 <sub>H</sub>			Reset Value 00 <sub>H</sub>
r	7	6	5	4	3	2	1	0
	XSIS	ХТМ	XRA	XY0	XY1	XY2	XY3	XY4
L	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description			
XSIS	7	rw	Spare Bit For International Use First bit of the service word. Only significant in doubleframe format. If not used, this bit should be fixed to "1". If one of the time slot 0 transparent modes is enabled (bit XSP.TT0, or TSWM.TSIS), bit XSW.XSIS is ignored.			
XTM	6	rw	<ul> <li>Transmit Transparent Mode</li> <li>O<sub>B</sub> , Ports SYPX/XMFS define the frame/multiframe begin on the transmit system highway. The transmitter is usually synchronized on this externally sourced frame boundary and generates the FAS-bits according to this framing. Any change of the transmit time slot assignment subsequently produces a change of the FAS-bit positions.</li> <li>1<sub>B</sub> , Disconnects the control of the transmit system interface from the transmitter. The transmitter is now in a free running mode without any possibility to actualize the multiframe position. The framing (FAS-bits) generated by the transmitter is not "disturbed" (in case of changing the transmit time slot assignment) by the transmit system highway unless register XC1 is written. Useful in loop-timed applications. For proper operation the transmit elastic buffer (2 frames, SIC1.XBS(1:0) = 10) has to be enabled.</li> </ul>			
XRA	5	rw	Transmit Remote Alarm         0 <sub>B</sub> , Normal operation.         1 <sub>B</sub> , Sends remote alarm towards remote end by setting bit 3 of the service word. If time slot 0 transparent mode is enabled by bit XSP.TT0 or TSWM.TRA bit is set, bit XSW.XRA is ignored.			
XY0	4	rw	Spare Bits For National Use (Y-Bits, Sn-Bits, Sa-Bits)			
XY1	3		These bits are inserted in the service word of every other pulseframe if			
XY2	2		Sa-bit register access is disabled (FMR1.ENSA = 0). If not used, they should be fixed to "1". If one of the time slot 0 transparent modes is			
XY3	1		enabled (bit XSP.TT0 or TSWM.TSA(8:4)), bits XSW.XY(4:0) are			
XY4	0		ignored.			



# E1 RegistersTransmit Spare Bits

# **Transmit Spare Bits**

	KSP_E Fransmit Spa	ire Bits			fset 21 <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	Res	CASEN	TT0	EBP	AXS	XSIF	XS13	XS15
		rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description			
CASEN	6	rw	<ul> <li>Channel Associated Signaling Enable</li> <li>0<sub>B</sub> , Normal operation.</li> <li>1<sub>B</sub> , A one in this bit position causes the transmitter to send the CAS information stored in the XS(16:1) registers or serial CAS data in the corresponding time slots.</li> </ul>			
ТТО	5	rw	<ul> <li>Time slot 0 Transparent Mode</li> <li>0<sub>B</sub> , Normal operation.</li> <li>1<sub>B</sub> , All information for time slot 0 on port XDI is inserted in the outgoing pulseframe. All internal information of the OctalFALC<sup>TM</sup> (framing, CRC, Sa/Si-bit signaling, remote alarm) is ignored. This function is mainly useful for system test applications (test loops), see Chapter 4.7.3. Priority sequence of transparent modes: XSP.TTO &gt; TSWM.</li> </ul>			
EBP	4	rw	<ul> <li>E-Bit Polarity</li> <li>0<sub>B</sub> , In the basic and multiframe asynchronous state the E-bit is cleared.</li> <li>1<sub>B</sub> , In the basic- and multiframe asynchronous state the E-bit is set. If automatic transmission of submultiframe status is enabled by setting bit XSP.AXS and the receiver has lost synchronization, the E-bit with the programmed polarity is inserted automatically in Si-bit position of every outgoing CRC multiframe (under the condition that time slot 0 transparent mode and transparent Si bit in service word are both disabled).</li> </ul>			
AXS	3	rw	$ \begin{array}{l} \textbf{Automatic Transmission of Submultiframe Status} \\ Only applicable to CRC multiframe. \\ \textbf{0}_{B} , Normal operation. \\ \textbf{1}_{B} , Information of submultiframe status bits RSP.SI1 and RSP.SI2 are inserted automatically in Si -bit positions of the outgoing CRC multiframe (RSP.SI1  ightarrow Si -bit of frame 13; RSP.SI2  ightarrow Si-bit of frame 15). Contents of XSP.XS13 and XSP.XS15 is ignored. If one of the time slot 0 transparent modes XSP.TT0 or TSWM.TSIS is enabled, bit XSP.AXS has no function. \\ \end{array} $			



# E1 RegistersTransmit Spare Bits

Field	Bits	Туре	Description
XSIF	2	rw	<b>Transmit Spare Bit For International Use (FAS Word)</b> First bit in the FAS word. Only significant in doubleframe format. If not used, this bit should be fixed to "1". If one of the time slot 0 transparent modes is enabled (bits XSP.TT0, or TSWM.TSIF), bit XSP.XSIF is ignored.
XS13	1	rw	Transmit Spare Bit (Frame 13, CRC-Multiframe)First bit in the service word of frame 13 for international use. Only significant in CRC-multiframe format. If not used, this bit should be fixed to "1". The information of XSP.XS13 is shifted into internal transmission buffer with beginning of the next following transmitted CRC multiframe. 
XS15	0	rw	Transmit Spare Bit (Frame 15, CRC-Multiframe)First bit in the service word of frame 15 for international use. Only significant in CRC-multiframe format. If not used, this bit should be fixed to "1". The information of XSP.XS15 is shifted into the internal transmission buffer with beginning of the next following transmitted CRC multiframe.If automatic transmission of submultiframe status is enabled by bit XSP.AXS, or, if one of the time slot 0 transparent modes XSP.TT0 or TSWM.TSIF is enabled, bit XSP.XS15 is ignored.



# E1 RegistersTransmit Control 0

### **Transmit Control 0**

XC0_E Transmit Cor	ntrol 0			fset 22 <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
SA8E	SA7E	SA6E	SA5E	SA4E	XCO10	XCO9	XCO8
rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
SA8E	7	rw	Sa-Bit Signaling Enable
SA7E	6		
SA6E	5		0 <sub>B</sub> , Standard operation.
SA5E	4		1 <sub>B</sub> , Setting this bit makes it possible to send/receive a LAPD protocol in any combination of the Sa-bit positions in the outgoing/incoming
SA4E	3		data stream. The on chip signaling controller has to be configured in the HDLC/LAPD mode. In transmit direction together with these bits the TSWM.TSA(8:4) bits must be set to enable transmission to the remote end transparently through the QuadFALC®.
XCO10	2	rw	Transmit Offset
XCO9	1		Initial value loaded into the transmit bit counter at the trigger edge of
XCO8	0		SCLKX when the synchronous pulse on port SYPX/XMFS is active Refer to register XC1.



### E1 RegistersTransmit Control 1

### **Transmit Control 1**

A write access to this address resets the transmit elastic buffer to its basic starting position. Therefore, updating the value should only be done when the QuadFALC® is initialized or when the buffer should be centered. As a consequence a transmit slip will occur. See **Chapter 4.6.3.1**.

XC1_E Transmit Co	ntrol 1		Off xx2	set 23 <sub>H</sub>			Reset Value 9C <sub>H</sub>
7	6	5	4	3	2	1	0
			xc	o			
	1	11	n	N	1]		<u> </u>

Field	Bits	Туре	Description
XCO	7:0	rw	Transmit Offset
			Calculation of delay time T (SCLKX cycles) depends on the value X of the
			"Transmit Offset" register XC(1:0):
			• $0 \le T \le 4$ : X = 4 - T
			<ul> <li>5 ≤ T ≤ maximum delay: X = 256 x SC/SD - T + 4)</li> </ul>
			With maximum delay = (256 x SC/SD) -1 and with SC = system clock
			defined by SIC1. SSC(1:0) and with SD = 2.048 MHz Delay time T = time
			between beginning of time slot 0 (bit 0, channel phase 0) at XDI/XSIG and
			the initial edge of SCLKX after SYPX/XMFS goes active. See
			Chapter 4.6.3.1 for further description.



# E1 RegistersReceive Control 0

#### **Receive Control 0**

	RC0_E Receive Cont	trol 0			fset 24 <sub>H</sub>			Reset Value 00 <sub>H</sub>
Г	7	6	5	4	3	2	1	0
	SWD	ASY4	CRCI	XCRCI	RDIS	RCO10	RCO9	RCO8
-	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
SWD	7	rw	Service Word Condition Disable
			<ul> <li>0<sub>B</sub> , Standard operation. Three or four consecutive incorrect service words (depending on bit RC0.ASY4) causes loss of synchronization.</li> <li>1<sub>B</sub> , Errors in service words have no influence when in synchronous state. However, they are used for the resynchronization procedure.</li> </ul>
ASY4	6	rw	Select Loss of Sync Condition
			<ul> <li>0<sub>B</sub> , Standard operation. Three consecutive incorrect FAS words or three consecutive incorrect service words causes loss of synchronization.</li> <li>1<sub>B</sub> , Four consecutive incorrect FAS words or four consecutive incorrect service words causes loss of synchronization. The service word condition is disabled by bit RC0.SWD.</li> </ul>
CRCI	5	rw	Automatic CRC4 Bit Inversion If set, all CRC bits of one outgoing submultiframe are inverted in case a CRC error is flagged for the previous received submultiframe. This function is logically ored with RC0.XCRCI.
XCRCI	4	rw	<b>Transmit CRC4 Bit Inversion</b> If set, the CRC bits in the outgoing data stream are inverted before transmission. This function is logically ored with RC0.CRCI.
RDIS	3	rw	Receive Data Input SenseDigital interface, dual-rail: see table RDIS Constant Values (Case 1)Digital Interface, CMI: see table RDIS Constant Values (Case 2)
RCO10	2	rw	Receive Offset/Receive Frame Marker Offset
RCO9	1		Depending on the <u>RP(A to D)</u> pin function different offsets can be
RCO8	0		<ul> <li>programmed. The SYPR and the RFM pin function cannot be selected in parallel.</li> <li>Receive Offset/</li> <li>Receive Frame Marker Offset</li> </ul>



E1 Registers

#### Table 74RDIS Constant Values (Case 1)

Name and Description	Value
Digital Interface, dual rail Inputs RDIP/RDIN are active low	0 <sub>B</sub>
Digital Interface, dual rail Inputs RDIP/RDIN are active high	1 <sub>B</sub>

#### Table 75 RDIS Constant Values (Case 2)

ame and Description	Value
<b>igital Interface, DCIM</b> put ROID is active high	0 <sub>B</sub>
igital Interface, DCIM	1 <sub>B</sub>
igital Interface, DCIM put ROID is active low	1 <sub>E</sub>

### **Receive Offset/Receive Frame Marker Offset**

Depending on the configurations on multifunction ports RPA to RPC different offsets can be programmed.

### **Receive Offset/**

 $(PC(3:1).RPC(3:0) = '0000_B')$ : Initial value loaded into the receive bit counter at the trigger edge of SCLKR when the synchronous pulse on port  $\overline{SYPR}$  is active. Calculation of delay time T (SCLKR cycles) depends on the value X of the receive offset register RC(1:0). For programming refer to register RC1.

### **Receive Frame Marker Offset**

 $(PC(3:1).RPC(3:0) = '0001_b')$ : Offset programming of the receive frame marker which is output on port SYPR. The receive frame marker can be activated during any bit position of the current frame. Calculation of the value X of the receive offset register RC(1:0) depends on the bit position which should be marked and SCLKR. Refer to register RC1.



#### E1 RegistersReceive Control 1

#### **Receive Control 1**

RC1_E Receive Con	trol 1		Offset x25 <sub>H</sub>				Reset Value 9C <sub>H</sub>		
7	6	5	4	3	2	1	0		
	1	1	R	0					
			r	N					

Field	Bits	Туре	Description
RCO	7:0	rw	Receive Offset/Receive Frame Marker Offset
			<ul> <li>Depending on the RP(A to D) pin function different offsets can be programmed. The SYPR and the RFM pin function cannot be selected in parallel.</li> <li>Receive Offset</li> <li>Receive Frame Marker Offset</li> </ul>

#### **Receive Offset**

PC(3:1).RPC(3:0) = '0000<sub>b</sub>': Initial value loaded into the receive bit counter at the trigger edge of SCLKR when the synchronous pulse on port SYPR is active. Calculation of delay time T (SCLKR cycles) depends on the value X of the receive offset register RC(1:0):

 $0 \leq T \leq 4$ : X = 4 - T

- $5 \leq T \leq maximum$  delay: X = 2052 T
- Maximum delay = (256 x SC/SD) -1
- SC = system clock defined by SIC1.SSC(1:0)
- SD = system data rate

See Chapter 5.6.2.1 fur further description.

#### **Receive Frame Marker Offset**

PC(3:1).RPC(3:0) = '0001<sub>b</sub>': Offset programming of the receive frame marker which is output on multifunction port RFM. The receive frame marker can be activated during any bit position of the entire frame and depends on the selected system clock rate. Calculation of the value X of the receive offset register RC(1:0) depends on the bit position which should be marked at marker position MP:

 $0 \le MP \le 2045$ : X = MP + 2

 $2046 \leq MP \leq 2047 \text{: } X$  = MP - 2046

E.g: 2.048 MHz: MP = 0 to 255; up to 16.384 MHz: MP = 0 to 2047

See Chapter 5.6.2.1 fur further description.



#### E1 RegistersTransmit Pulse Mask 0

#### **Transmit Pulse Mask 0**

See Chapter 3.7.5 and Chapter 3.7.5.1. The transmit pulse shape which is defined in ITU-T G.703 is output on pins XL1 and XL2. The level of the pulse shape can be programmed by registers XPM(2:0) if XPM2.XPDIS is set to '0' to create a custom waveform. If XPM2.XPDIS is set to '1', the custom waveform can be programed by the registers TXP(16:1) and the register bits of XPM(2:0) are unused with exception of the bits XPM2.XLT, XPM2.DAXLT and XPM2.XPDIS. In order to get an optimized pulse shape for the external transformers each pulse shape is internally divided into four sub pulse shapes if XPM2.XPDIS is set to '0'. In each sub pulse shape a programmed 5-bit value defines the level of the analog voltage on pins XL1/2. Together four 5-bit values have to be programmed to form one complete transmit pulse shape. The four 5-bit values are sent in the following sequence:

XP04 to 00: First pulse shape level

XP14 to 10: Second pulse shape level

XP24 to 20: Third pulse shape level

XP34 to 30: Fourth pulse shape level.

rw

0

rw

rw

Changing the LSB of each subpulse in registers XPM(2:0) changes the amplitude of the differential voltage on XL1/2 by approximately 80 mV. Recommended values for standard applications are given in Table 23 and Table 24.

Note that in the special cases were the LBO pulse masks are performed in T1 mode, the programming of the pulse masks is done internally, independent on the settings in XPM(2:0).

XPM0_E Transmit Puls	se Mask0			<sup>i</sup> set 26 <sub>H</sub>			Reset Value 7B <sub>H</sub>	
7	6	5	4	3	2	1	0	
XP12	XP11	XP10	XP04	XP03	XP02	XP01	XP00	

rw

rw

rw

rw

rw

Field	Bits	Туре	Description	
XP12	7	rw	Bit 2 of second pulse shape level	
XP11	6	rw	Bit 1 of second pulse shape level	
XP10	5	rw	Bit 0 (LSB) of second pulse shape level	
XP04	4	rw	Bit 4 (MSB) of first pulse shape level	
XP03	3	rw	Bit 3 of first pulse shape level	
XP02	2	rw	Bit 2 of first pulse shape level	
XP01	1	rw	Bit 1 of first pulse shape level	

Bit 0 (LSB) of first pulse shape level

rw

**XP00** 



### E1 RegistersTransmit Pulse Mask 1

### **Transmit Pulse Mask 1**

For description see Transmit Pulse Mask 0

XPM1_ Transn		se Mask1			fset 27 <sub>H</sub>			Reset Value 03 <sub>H</sub>
7	,	6	5	4	3	2	1	0
XP	30	XP24	XP23	XP22	XP21	XP20	XP14	XP13
rv	V	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description			
XP30	7	rw	Bit 0 (LSB) of fourth pulse shape level			
XP24	6	rw	Bit 4 (MSB) of third pulse shape level			
XP23	5	rw	Bit 3 of third pulse shape level			
XP22	4	rw	Bit 2 of third pulse shape level			
XP21	3	rw	Bit 1of third pulse shape level			
XP20	2	rw	Bit 0 (LSB) of third pulse shape level			
XP14	1	rw	Bit 4 (MSB) of second pulse shape level			
XP13	0	rw	Bit 3 of second pulse shape level			



### E1 RegistersTransmit Pulse Mask 2

### Transmit Pulse Mask 2

For description see Transmit Pulse Mask 0

	(PM2_E Transmit Pul	se Mask 2			fset 28 <sub>H</sub>			Reset Value 40 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	0	XLT	DAXLT	XPDIS	XP34	XP33	XP32	XP31
	r	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
0	7	r	Always ´0´
XLT	6	rw	Transmit Line Tristate         See also Chapter 3.6.7 and Table 20.         0 <sub>B</sub> , Normal operation         1 <sub>B</sub> , Transmit line XL1/XL2 or XDOP/XDON are switched into high- impedance state. If this bit is set the transmit line monitor status information is frozen (default value after hardware reset).
DAXLT	5	rw	<ul> <li>Disable Automatic Tristating of XL1/2</li> <li>See Chapter 3.7.6.</li> <li>O<sub>B</sub> , Normal operation. If a short is detected on pins XL1/2 the transmit line monitor sets the XL1/2 outputs into a high-impedance state.</li> <li>1<sub>B</sub> , If a short is detected on XL1/2 pins automatic setting these pins into a high-impedance (by the XL-monitor) state is disabled.</li> </ul>
XPDIS	4	rw	<b>Disable XPM Values</b> See Chapter 3.7.5. $O_B$ , XP values from registers XPM(2:0) are used for pulse shaping. $1_B$ , TXP values from registers TXP(16:1) are used for pulse shaping.
XP34	3	rw	Bit 4 (MSB) of second pulse shape level See Chapter 3.7.5.1.
XP33	2	rw	Bit 3 of fourth pulse shape level
XP32	1	rw	Bit 2 of fourth pulse shape level
XP31	0	rw	Bit 1 of fourth pulse shape level



# E1 RegistersTransparent Service Word Mask

### **Transparent Service Word Mask**

	SWM_E ransparent :	Service Word	Mask		fset 29 <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	TSIS	TSIF	TRA	TSA4	TSA5	TSA6	TSA7	TSA8
	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
TSIS	7	rw	Transparent Si-Bit in Service Word
			<ul> <li>0<sub>B</sub> , The Si-Bit is generated internally.</li> <li>1<sub>B</sub> , The Si-Bit in the service word is taken from port XDI and transparently passed through the OctalFALC<sup>™</sup> without any changes. The internal information of the OctalFALC<sup>™</sup> (register XSW) is ignored.</li> </ul>
TSIF	6	rw	Transparent Si-Bit in FAS Word
			<ul> <li>0<sub>B</sub> , The Si-Bit is generated internally.</li> <li>1<sub>B</sub> , The Si-Bit in the FAS word is taken from port XDI and routed transparently through the OctalFALC<sup>™</sup> without any changes. The internal information of the OctalFALC<sup>™</sup> (register XSW) is ignored.</li> </ul>
TRA	5	rw	Transparent Remote Alarm
			<ul> <li>0<sub>B</sub> , The remote alarm bit is generated internally.</li> <li>1<sub>B</sub> , The A-Bit is taken from port XDI and routed transparently through the OctalFALC<sup>™</sup> without any changes. The internal information of the OctalFALC<sup>™</sup> (register XSW) is ignored.</li> </ul>
TSA4	4	rw	Transparent Sa(8:4)-Bit
TSA5	3		
TSA6	2		$0_{\rm B}$ , The Sa(8:4) bits are generated internally.
TSA7	1		1 <sub>B</sub> , The Sa(8:4)-bits are taken from port XDI or from the internal signaling controller if enabled and transparently passed through the
TSA8	0		OctalFALC <sup>TM</sup> without any changes. The internal information of the OctalFALC <sup>TM</sup> (registers XSW and XSA(8:4)) is ignored.



### E1 RegistersSystem Interface Control Register 4

### System Interface Control Register 4

This register configures the clock edge selection of the system interface signals SYPR and SYPX in relation to the clock edge used for the data.

SIC4_E System Interface Control Register 4							Reset Value 00 <sub>H</sub>
 7	6	5	4	3	2	1	0
	1	Res	1	1	CES	SYPRCE	SYPXCE
			,		rw	rw	rw

Field	Bits	Туре	Description
CES	2	rw	Clock Edge Selection Enable         This bit enables the function of SYPRCE and SYPXCE.         0 <sub>B</sub> , SYPRCE and SYPXCE are disabled. (SYPR and SYPX are clocked by the same edge as receive interface data and marker.)         1 <sub>B</sub> , SYPRCE and SYPXCE are enabled.
SYPRCE	1	rw	<ul> <li>SYPR Clock Edge Selection</li> <li>See Chapter 4.6 and SIC1_E.</li> <li>0<sub>B</sub> , SYPR is clocked by the same edge as receive interface data and marker.</li> <li>1<sub>B</sub> , SYPR is clocked by the opposite edge as receive interface data and marker.</li> </ul>
SYPXCE	0	rw	SYPX Clock Edge Selection         See Chapter 4.6 and SIC1_E.         0B       , SYPX is clocked by the same edge as transmit interface data and marker.         1B       , SYPX is clocked by the same edge as transmit interface data and marker.



# E1 RegistersIdle Channel Code Register

# Idle Channel Code Register

IDLE_E Idle Channel Code Register				Offs xx2				Reset Value 00 <sub>H</sub>
Г	7	6	5	4	3	2	1	0
		1		ID	L			
L		1	1	rv	V	1 1		1

Field	Bits	Туре	Description
IDL	7:0	rw	Idle Channel Code If channel loop-back is enabled by programming LOOP.ECLB = 1, the contents of the assigned outgoing channel on ports XL1/XL2 or XDOP/XDON is set equal to the idle channel code selected by this register.Additionally, the specified pattern overwrites the contents of all channels selected by the idle channel registers ICB(4:1). IDL7 is transmitted first.



#### E1 RegistersTransmit Sa4 Register

### Transmit Sa4 Register

XSA4_E Transmit Sa4 Register					<sup>i</sup> set 2С <sub>н</sub>			Reset Value 00 <sub>H</sub>
Г	7	6	5	4	3	2	1	0
		1		X	<b>S</b> 4			
		1	1	ŗ	W			

Field	Bits	Туре	Description
XS4	7:0	rw	<b>Transmit Sa-Bit Data</b> The Sa-bit register access is enabled by setting bit FMR1.ENSA = 1. With the transmit multiframe begin an interrupt ISR1.XMB is generated and the contents of these registers XSA(8:4) is copied into a shadow register. The contents is subsequently sent out in the service words of the next outgoing CRC multiframe (or doubleframes) if none of the time slot 0 transparent modes is enabled. XS40 is sent out in bit position 4 in frame 1, XS47 in frame 15. The transmit multiframe begin interrupt XMB request that these registers should be serviced. If requests for new information are ignored, current contents is repeated.

### **Similar Registers**

Registers XSA5 to XSA8 have the same description.

The Offset Addresses are listed in XSAn Overview, for bit names and layout refer to Transmit San Registers.

#### Table 76 XSAn Overview

Register Short Name	Register Long Name	Offset Address	Page Number
XSA5	Transmit Sa5 Register	2D <sub>H</sub>	
XSA6	Transmit Sa6 Register	2E <sub>H</sub>	
XSA7	Transmit Sa7 Register	2F <sub>H</sub>	
XSA8	Transmit Sa8 Register	30 <sub>H</sub>	

### Table 77Transmit San Registers

	7	6	5	4	3	2	1	0
XSA4	XS47	XS46	XS45	XS44	XS43	XS42	XS41	XS40
XSA5	XS57	XS56	XS55	XS54	XS53	XS52	XS51	XS50
XSA6	XS67	XS66	XS65	XS64	XS63	XS62	XS61	XS60
XSA7	XS77	XS76	XS75	XS74	XS73	XS72	XS71	XS70
XSA8	XS87	XS86	XS85	XS84	XS83	XS82	XS81	XS80



# E1 RegistersFramer Mode Register 3

# Framer Mode Register 3

FMR3_E Framer Mode Register 3					fset 31 <sub>H</sub>			Reset Value 00 <sub>H</sub>
	7	6	5	4	3	2	1	0
	Re	es	XLD	XLU	СМІ	SA6SY	Res	EXTIW
			rw	rw	rw	rw		rw

Field	Bits	Туре	Description
XLD	5	rw	Transmit LLB Down Code
			<ul> <li>0<sub>B</sub> , Normal operation.</li> <li>1<sub>B</sub> , A one in this bit position causes the transmitter to replace normal transmit data with the LLB down (deactivate) Code continuously until this bit is reset. The LLB down Code is optionally overwritten by the time slot 0 depending on bit LCR1.FLLB.</li> </ul>
XLU	4	rw	Transmit LLB UP Code
			<ul> <li>0<sub>B</sub> , Normal operation.</li> <li>1<sub>B</sub> , A one in this bit position causes the transmitter to replace normal transmit data with the LLB UP Code continuously until this bit is reset. The LLB UP Code is overwritten by the time slot 0 depending on bit LCR1.FLLB. For proper operation bit FMR3.XLD must be cleared.</li> </ul>
СМІ	3	rw	<b>Select CMI Precoding</b> Only valid if CMI code (FMR0.XC(1:0) = $(01_b)$ ) is selected. This bit defines the CMI precoding and influences transmit and receive data.
			Note: Before local loop is selected, HDB3 precoding has to be disabled. $0_B$ , CMI with HDB3 precoding $1_B$ , CMI without HDB3 precoding
SA6SY	2	rw	Receive Sa6-Access Synchronous ModeOnly valid if multiframe format (FMR2.RFS(1:0) = '1x <sub>b</sub> ') is selected. $0_B$ , The detection of the predefined Sa6-bit pattern (refer to chapter Sa6-bit detection according to ETS 300233) is done independently of the multiframe synchronous state. $1_B$ , The detection of the Sa6-bit pattern is done synchronously to the multiframe.



# E1 RegistersFramer Mode Register 3

Field	Bits	Туре	Description
EXTIW	0	rw	<ul> <li>Extended CRC4 to Non-CRC4 Interworking         Only valid in multiframe format. This bit selects the reaction of the synchronizer after the 400 ms time-out has been elapsed and starts transmitting a remote alarm if FMR2.AXRA is set.         0<sub>B</sub> , The CRC4 to Non CRC4 interworking is done as described in ITU-T G. 706 Annex B.         1<sub>B</sub> , The interworking is done according to ITU-T G. 706 with the exception that the synchronizer still searches the multiframing even if the 400 ms timer is expired. Switching into doubleframe format is disabled. If FMR2.AXRA is set the remote alarm bit is active in the outgoing data stream until the multiframe is found.     </li> </ul>



#### E1 RegistersIdle Channel Register 1

### **Idle Channel Register 1**

ICB1_E Idle Channel Register 1					fset 32 <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	IC0	IC1	IC2	IC3	IC4	IC5	IC6	IC7
	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
IC0	7	rw	Idle Channel Selection Bits
IC1	6		These bits define the channels (time slots) of the outgoing PCM frame to
IC2	5		be altered. Assignments: IC0 $\rightarrow$ Time slot 0; IC1 $\rightarrow$ Time slot 1;; .IC31
IC3	4		$\rightarrow$ Time slot 31
IC4	3		Note: Although time slot 0 can be selected by bit IC0, its contents is only altered if the transparent mode is selected (XSP.TT0).
IC5	2		
IC6	1		$0_{\rm B}$ , Normal operation.
IC7	0		1 <sub>B</sub> , Idle channel mode. The contents of the selected time slot is overwritten by the idle channel code defined by register IDLE.

#### Similar Registers

Registers ICB2 to ICB4 have the same description and layout.

The Offset Addresses are listed in ICBn Overview, for bit names refer to Idle Channel Registers.

#### Table 78 ICBn Overview

Register Short Name	Register Long Name	Offset Address	Page Number
ICB2	Idle Channel Register 2	33 <sub>H</sub>	
ICB3	Idle Channel Register 3	34 <sub>H</sub>	
ICB4	Idle Channel Register 4	35 <sub>H</sub>	

### Table 79 Idle Channel Registers

	7	6	5	4	3	2	1	0
ICB1	IC0	IC1	IC2	IC3	IC4	IC5	IC6	IC7
ICB2	IC8	IC9	IC10	IC11	IC12	IC13	IC14	IC15
ICB3	IC16	IC17	IC18	IC19	IC20	IC21	IC22	IC23
ICB4	IC24	IC25	IC26	IC27	IC28	IC29	IC30	IC31



#### Line Interface Mode 0

LIM0_E Line Interface Mode 0					fset 36 <sub>H</sub>		Reset Value 00 <sub>H</sub>		
ſ	7	6	5	4	3	2	1	0	
	XFB	XDOS	RTRS	DCIM	EQON	RLM	LL	MAS	
L	rw	rw	rw	rw	rw	rw	rw	rw	

Field	Bits	Туре	Description
XFB	7	rw	<b>Transmit Full Bauded Mode</b> Only applicable for dual-rail mode (bit LIM1.DRS = ´1´).
			Note: If CMI coding is selected (FMR0.XC(1:0) = $(01_b)$ ) this bit has to be cleared.
			<ul> <li>0<sub>B</sub> , Output signals XDOP/XDON are half bauded.</li> <li>1<sub>B</sub> , Output signals XDOP/XDON are full bauded.</li> </ul>
XDOS	6	rw	Transmit Data Out Sense
			Note: If CMI coding is selected (FMR0.XC(1:0) = $(01_b)$ ) this bit has to be cleared. The transmit frame marker XFM is independent of this bit.
			0 <sub>B</sub> , Output signals XDOP/XDON are active low. Output XOID is active high (normal operation).
			1 <sub>B</sub> , Output signals XDOP/XDON are active high. Output XOID is active low.
RTRS	5	rw	Receive Termination Resistance Selection           This bit controls the analog switch of the receive line interface, see           Chapter 3.6.6.
			Note: If the RLT functionality is selected at one of the multi function ports, a logical equivalence is build out of RTRS and RLT for controlling the analog switch. If RLT functionality is not configured at one of the multi function ports, the analog switch is controlled only by RTRS.
			$0_{\rm B}$ , analog is switched off. $1_{\rm B}$ , analog switch is switched on.
DCIM	4	rw	Digital Clock Interface Mode
			Note: DCO-X must be used in DCIM mode (CMR1.DXJA = ´0´).
			<ul> <li>0<sub>B</sub> , normal operation.</li> <li>1<sub>B</sub> , enables the digital Clock Interface Mode (synchronization interface mode) according to ITU-T G.703, Section 13. A 2048/1544 kHz clock is expected on RL1/2. On XL1/2 a 2048/1544 kHz output clock is driven. The transmit clock signal on XL1/2 is derived from the clock supplied on SCLKX (CMR1.DXSS = '0').</li> </ul>



Field	Bits	Туре	Description
EQON	3	rw	Receive Equalizer On
			Note: This function is no longer used. The receive equalizer automatically adapts to the incoming signal level. This bit is ignored to assure software compatibility with QuadFALC®.
RLM	2	rw	Receive Line Monitoring         See Chapter 3.6.7.         0 <sub>B</sub> , Normal receiver mode         1 <sub>B</sub> , Receiver mode for receive line monitoring; the receiver sensitivity is increased to detect resistively attenuated signals of -20 dB (shorthaul mode only)
LL	1	rw	Local Loop         See Chapter 4.7.4.         0 <sub>B</sub> , Normal operation         1 <sub>B</sub> , Local loop active. The local loopback mode disconnects the receive lines RL1/RL2 or RDIP/RDIN from the receiver. Instead of the signals coming from the line the data provided by system interface are routed through the analog receiver back to the system interface. The unipolar bit stream is transmitted undisturbedly on the line. Receiver and transmitter coding must be identical. Operates in analog and digital line interface mode. In analog line interface mode data is transferred through the complete analog receiver.
MAS	0	rw	Master Mode         See also Table 16.         0 <sub>B</sub> , Slave mode         1 <sub>B</sub> , Master mode on. Setting this bit the DCO-R circuitry is frequency synchronized to the clock (2.048 MHz or 8 kHz, see IPC.SSYF)         supplied by SYNC. If this pin is connected to VSS or VDD (or left open and pulled up to VDD internally) the DCO-R circuitry is centered and no receive jitter attenuation is performed (only if 2.048 MHz clock is selected by resetting bit IPC.SSYF). The generated clocks are stable.



#### Line Interface Mode 1

LIM1_E Line Interface Mode 1				Offset xx37 <sub>H</sub>			Reset Value 80 <sub>H</sub>		
r	7	6	5	4	3	2	1	0	
	CLOS	RIL2	RIL1	RIL0	Res	JATT	RL	DRS	
L	rw	rw	rw	rw		rw	rw	rw	

Field	Bits	Туре	Description
CLOS	7	rw	Clear data in case of LOS
			<ul> <li>0<sub>B</sub> , Normal receiver mode, receive data stream is transferred normally in long-haul mode</li> <li>1<sub>B</sub> , received data is cleared (driven to low level), as soon as LOS is detected</li> </ul>
RIL2	6	rw	Receive Input Threshold
RIL1	5	rw	Only valid if analog line interface is selected (LIM1.DRS = '0'). "No signal"
RIL0	4	rw	<ul> <li>is declared if the voltage between pins RL1 and RL2 drops below the limits programmed by bits RIL(2:0) and the received data stream has no transition for a period defined in the PCD register.</li> <li>See Chapter 5.1.2 and the DC characteristics (Table 139) for detail.</li> </ul>
JATT	2	rw	Transmit Jitter Attenuator
			Note: JATT is only used to define the jitter attenuation during remote loop operation. Remote loop operation can be set by LIM1.RL or by automatic loop switching by BOM messages. Jitter attenuation during normal operation is not affected by JATT.
			<ul> <li>0<sub>B</sub> , Transmit jitter attenuator is disabled for remote Loop. Transmit data bypasses the remote loop jitter attenuator buffer.</li> <li>1<sub>B</sub> , Jitter attenuator is active for remote loop. Received data from pins RL1/2 or RDIP/N or ROID is sent "jitter-free" on ports XL1/2 or XDOP/N or XOID. The de-jittered clock is generated by the DCO-X circuitry.</li> </ul>
RL	1	rw	Remote Loop
			Note: RL is logically ored with automatic loop switching by BOM messages.
			0 <sub>B</sub> , Normal operation. 1 <sub>B</sub> , Remote Loop active.



Field	Bits	Туре	Description
DRS	0	rw	Dual-Rail Select
			<ul> <li>0<sub>B</sub> , The ternary interface is selected. Ports RL1/2 and XL1/2 become analog in/outputs.</li> <li>1<sub>B</sub> , The digital dual-rail interface is selected. Received data is latched on ports RDIP/RDIN while transmit data is output on pins XDOP/XDON.</li> </ul>



# E1 RegistersPulse Count Detection Register

# **Pulse Count Detection Register**

PCD_E Pulse Count	Detection Re	gister		set 38 <sub>H</sub>			Reset Value 00 <sub>H</sub>			
7	6	5	4	3	2	1	0			
			PC	CD						
L										

Field	Bits	Туре	Description
PCD	7:0	rw	Pulse Count DetectionA LOS alarm is detected if the incoming data stream has no transitionsfor a programmable number T consecutive pulse positions. The numberT is programmable by the PCD register and can be calculated as follows:T = 16 x (N+1); with $0 \le N \le 255$ . The maximum time is: 256 x 16 x 488 ns= 2 ms. Every detected pulse resets the internal pulse counter. Thecounter is clocked with the receive clock RCLK.



# E1 RegistersPulse Count Recovery

# **Pulse Count Recovery**

PCR_E Pulse Coun	t Recovery			iset 39 <sub>H</sub>			Reset Value 00 <sub>H</sub>	
7	6	5	4	3	2	1	0	
			P	CR				
rw								

Field	Bits	Туре	Description
PCR	7:0	rw	Pulse Count RecoveryA LOS alarm is cleared if a pulse-density is detected in the received bitstream. The number of pulses M which must occur in the predefined PCDtime interval is programmable by the PCR register and can be calculatedas follows: M = N+1; with $0 \le N \le 255$ . The time interval starts with the firstdetected pulse transition. With every received pulse a counter isincremented and the actual counter is compared to the contents of PCRregister. If the pulse number is higher or equal to the PCR value the LOSalarm is reset otherwise the alarm stays active. In this case the nextdetected pulse transition starts a new time interval.



#### Line Interface Mode 2

LIM2_E Line Interface Mode 2				Off xx3	Reset Value 20 <sub>H</sub>			
_	7	6	5	4	3	2	1	0
	Res		SLT1	SLT0	SCF	ELT	R	Res
		rw	rw	rw	rw			

Field	Bits	Туре	Description			
SLT1	5	rw	Receive Slicer Threshold			
SLT0	4	rw	<ul> <li>00<sub>B</sub> , The receive slicer generates a mark (digital one) if the voltage at RL1/2 exceeds 55% of the peak amplitude.</li> <li>01<sub>B</sub> , The receive slicer generates a mark (digital one) if the voltage at RL1/2 exceeds 67% of the peak amplitude (recommended in some T1/J1 applications).</li> <li>10<sub>B</sub> , The receive slicer generates a mark (digital one) if the voltage at RL1/2 exceeds 50% of the peak amplitude (default, recommended in E1 mode).</li> <li>11<sub>B</sub> , The receive slicer generates a mark (digital one) if the voltage at RL1/2 exceeds 45% of the peak amplitude.</li> </ul>			
SCF 3 rw		rw	<ul> <li>Select Corner Frequency of DCO-R</li> <li>Setting this bit reduces the corner frequency of the DCO-R circuit by the factor of ten to 0.2 Hz. See Chapter 3.6.5.</li> <li>Note: Reducing the corner frequency of the DCO-R circuitry increases the synchronization time of the DCO-R.</li> </ul>			
ELT	2	rw	<ul> <li>Enable Loop-Timed</li> <li>0<sub>B</sub> , Normal operation</li> <li>1<sub>B</sub> , Transmit clock is generated from the clock supplied by MCLK which is synchronized to the extracted receive route clock. In this configuration the transmit elastic buffer has to be enabled. Refer to register XSW.XTM. For correct operation of loop timed the remote loop (bit LIM1.RL = '0') must be inactive and bit CMR1.DXSS must be cleared.</li> </ul>			



# E1 RegistersLoop Code Register 1

# Loop Code Register 1

LCR1_E Loop Code Register 1					fset 3B <sub>H</sub>			Reset Value 00 <sub>H</sub>
ſ	7	6	5	4	3	2	1	0
	EPRM	XPRBS	LDC		LAC		FLLB	LLBP
	rw	rw	rw		rw		rw	rw

Field	Bits	Туре	Description				
EPRM	7	rw	<ul> <li>Enable Pseudo-Random Binary Sequence Monitor</li> <li>See Chapter 4.7.1.</li> <li>0<sub>B</sub> , Pseudo-Random Binary Sequence (PRBS) monitor is disabled.</li> <li>1<sub>B</sub> , PRBS is enabled. Setting this bit enables incrementing the CEC2 error counter with each detected PRBS bit error. With any change of state of the PRBS internal synchronization status an interrupt ISR1.LLBSC is generated. The current status of the PRBS synchronizer is indicated by bit RSP.LLBAD.</li> </ul>				
XPRBS	6	rw	Transmit Pseudo-Random Binary SequenceA one in this bit position enables transmission of a pseudo-random binarysequence to the remote end. Depending on bit LLBP the PRBS isgenerated according to 2 <sup>11</sup> -1, 2 <sup>15</sup> -1, 2 <sup>20</sup> -1 or 2 <sup>23</sup> -1 with a maximum-14-zero restriction (ITU-T O. 151). See Chapter 4.7.1.				
LDC	5:4	rw	Length Deactivate (Down) CodeThese bits defines the length of the LLB deactivate code which isprogrammable in register LCR2. $00_B$ , Length: 5 bit $01_B$ , Length: 6 bit, 2 bit, 3 bit $10_B$ , Length: 7 bit $11_B$ , Length: 8 bit, 2 bit, 4bit				
LAC	3:2	rw	Length Activate (Up) CodeThese bits defines the length of the LLB activate code which isprogrammable in register LCR3. $00_B$ , Length: 5 bit $01_B$ , Length: 6 bit, 2 bit, 3 bit $10_B$ , Length: 7 bit $11_B$ , Length: 8 bit, 2 bit, 4 bit				
FLLB	1	rw	Framed Line Loop-Back/Invert PRBS Depending on bit LCR1.XPRBS this bit enables different functions: LCR1.XPRBS = ´0´: see Table 80. Note: Invert PRBS LCR1.XPRBS = ´1´: see Table 81				
LLBP	0	rw	Line Loop-Back Pattern See Chapter 4.5.6 LCR1.XPRBS = '0': see Table 82 LCR1.XPRBS = '1' or LCR1.EPRM = '1': see Table 83 and Table 39				



#### E1 Registers

### Table 80 FLLB Constant Values (Case 1)

Name and Description	Value
Framed Line Loop-Back/Invert PRBS The line loop-back code is transmitted including framing bits. LLB code overwrites the	0 <sub>B</sub>
FS/DL-bits. Framed Line Loop-Back/Invert PRBS The line loop-back code is transmitted unframed. LLB code does not overwrite the FS/DL-	1 <sub>B</sub>
bits.	

### Table 81 FLLB Constant Values (Case 2)

Name and Description	Value
Framed Line Loop-Back/Invert PRBS	0 <sub>B</sub>
The generated PRBS is transmitted not inverted.	
Framed Line Loop-Back/Invert PRBS	1 <sub>B</sub>
The PRBS is transmitted inverted.	

### Table 82 LLBP Constant Values (Case 1)

Name and Description	Value
Line Loop-Back Pattern	0 <sub>B</sub>
Fixed line loop-back code according to ANSI T1. 403.	
Line Loop-Back Pattern	1 <sub>B</sub>
Enable user-programmable line loop-back code by register LCR2/3.	

### Table 83 LLBP Constant Values (Case 2)

Name and Description	Value
Line Loop-Back Pattern 2 <sup>15</sup> -1	0 <sub>B</sub>
Line Loop-Back Pattern 2 <sup>20</sup> -1	1 <sub>B</sub>



# E1 RegistersLoop Code Register 2

# Loop Code Register 2

LCR2_E Loop Code F	Register 2		Offset xx3C <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0	
	1	1	L	DC	1 1		1	
			r	N	· · · · · ·			

Field	Bits	Туре	Description
LDC	7:0	rw	Line Loop-Back Deactivate Code If enabled by bit FMR3.XLD = '1' the LLB deactivate code automatically repeats until the LLB generator is stopped. Transmit data is overwritten by the LLB code. LDC0 is transmitted last. For correct operations bit LCR1.XPRBS has to cleared. If LCR2 is changed while the previous deactivate code has been detected and is still received, bit RSP.LLBDD will stay active until the incoming signal changes or a receiver reset is initiated (CMDR.RRES = '1').



# E1 RegistersLoop Code Register 3

# Loop Code Register 3

LCR3_E Loop Code Register 3			Offset 3D <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0	
	I	1 1	LA	NC .	1		1	
			rv	v				

Field	Bits	Туре	Description
LAC	7:0	rw	Line Loop-Back Activate Code If enabled by bit FMR3.XLU = '1' the LLB activate code automatically repeats until the LLB generator is stopped. Transmit data is overwritten by the LLB code. LAC0 is transmitted last. For correct operations bit LCR1.XPRBS has to cleared.If LCR3 is changed while the previous activate code has been detected and is still received, bit RSP.LLBAD will stay active until the incoming signal changes or a receiver reset is initiated (CMDR.RRES = '1').



# System Interface Control 1

See Chapter 4.6.

SIC1_E System Interface Control 1			1	Offset xx3E <sub>H</sub>			Reset Value 00 <sub>H</sub>		
	7	6	5	4	3	2	1	0	
	SSC1	SSD1	R	RBS		BIM	XBS		
	rw	rw	rw		rw	rw	I	ſW	

Field	Bits	Туре	Description
SSC1	7	rw	Select System ClockSIC1.SSC1 and SIC1.SSC0 define the clocking rate on the systeminterface, see Chapter 4.6., Table 36 $00_B$ , 2.048 MHz $01_B$ , 4.096 MHz $10_B$ , 8.192 MHz $11_B$ , 16.384 MHz
SSD1	6	rw	Select System Data Rate 1SIC1.SSD1 and FMR1.SSD0 define the data rate on the systeminterface. $00_B$ , 2.048 Mbit/s $01_B$ , 4.096 Mbit/s $10_B$ , 8.192 Mbit/s $11_B$ , 16.384 Mbit/s
RBS	5:4	rw	Receive Buffer SizeSee Chapter 4.1.7. $00_B$ , Buffer size: 2 frames $01_B$ , Buffer size: 1 frame $10_B$ , Buffer size: 96 bits $11_B$ , bypass of receive elastic store
SSC0	3	rw	Select System Clock SIC1.SSC1 and SIC1.SSC0 define the clocking rate on the system highway. See Chapter 4.6, Table 36 $00_B$ , 2.048 MHz $01_B$ , 4.096 MHz $10_B$ , 8.192 MHz $11_B$ , 16.384 MHz
BIM	2	rw	Bit Interleaved Mode 0 <sub>B</sub> , Byte interleaved mode 1 <sub>B</sub> , Bit interleaved mode



Field	Bits	Туре	Description	
XBS	1:0	rw	Transmit Buffer Size	
			See Chapter 4.2.1.	
			00 <sub>B</sub> , Bypass of transmit elastic store	
			01 <sub>B</sub> , Buffer size: 1 frame	
			10 <sub>B</sub> , Buffer size: 2 frames	
			11 <sub>B</sub> , Buffer size: 96 bits	



# System Interface Control 2

SIC2_E System Interface Control 2			2	Offset xx3F <sub>H</sub>			Reset Value 00 <sub>H</sub>		
_	7	6	5	4	3	2	1	0	
	FFS	SSF	CRB	Res		SICS	1	Res	
	rw	rw	rw			rw			

Field	Bits	Туре	Description
FFS	7	rw	<b>Force Freeze Signaling</b> Setting this bit disables updating of the receive signaling buffer and current signaling information is frozen. After resetting this bit and receiving a complete superframe updating of the signaling buffer is started again. The freeze signaling status can also be automatically generated by detecting the loss-of-signal alarm or a loss of CAS frame alignment or a receive slip (only if external register access on pin RSIG is enabled). This automatic freeze signaling function is logically ored with this bit. The current internal freeze signaling status is output on pin RPA to RPC using pin function FREEZE which is selected by $PC(3:1).RPC(3:0) = '0110_b'$ . Additionally, this status is also available in register SIS.SFS.
SSF	6	rw	Serial Signaling FormatOnly applicable if pin function RSIG/XSIG and SIC3.TTRF = '0' isselected. $0_B$ , Bits 1 to 4 in all time slots except time slots 0 and 16 are cleared. $1_B$ , Bits 1 to 4 in all time slots except time slots 0 and 16 are set high.
CRB	5	rw	<b>Center Receive Elastic Buffer</b> Only applicable if the time slot assigner is disabled (PC(3:1).RPC(3:0) = $(0001_{b})$ ), no external or internal synchronous pulse receive is generated. A transition from low to high forces a receive slip and the read- pointer of the receive elastic buffer is centered. The delay through the buffer is set to one half of the current buffer size. It should be hold high for at least two 2.048 MHz periods before it is cleared.



Field	Bits	Туре	Description
SICS	3:1	rw	System Interface Channel Select
			Only applicable if the system clock rate is greater than
			2.048 MHz.Received data is transmitted on pin RDO/RSIG or received
			on XDI/XSIG with the selected system data rate. If the data rate is greater
			than 2.048 Mbit/s the data is output or sampled in half, a quarter or one
			eighth of the time slot. Data is not repeated. The time while data is active
			during a 8 x 488 ns time slot is called a channel phase. RDO/RSIG are
			cleared (driven to low level) while XDI/XSIG are ignored for the remaining
			time of the 8 x 488 ns or for the remaining channel phases. The channel
			phases are selectable with these bits. See Chapter 4.6.
			$000_{B}$ , Data active in channel phase 1, valid if system data rate is
			16⁄8⁄4 Mbit/s
			$001_{B}$ , Data active in channel phase 2, valid if system data rate is
			16⁄8⁄4 Mbit/s
			$010_{B}$ , Data active in channel phase 3, valid if data rate is 16/8 Mbit/s
			$011_{B}$ , Data active in channel phase 4, valid if data rate is 16/8 Mbit/s
			$100_{B}$ , Data active in channel phase 5, valid if data rate is 16 Mbit/s
			$101_{B}$ , Data active in channel phase 6, valid if data rate is 16 Mbit/s
			$110_{\rm B}$ , Data active in channel phase 7, valid if data rate is 16 Mbit/s
			$111_{B}$ , Data active in channel phase 8, valid if data rate is 16 Mbit/s



# System Interface Control 3

	IC3_E ystem Interl	ace Control 3	3		fset 40 <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	CASMF	RRTRI	RTRI	FSCT	RESX	RESR	TTRF	DAF
	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
CASMF	7	rw	CAS Multiframe Begin Marker
			<ul> <li>0<sub>B</sub> , The time slot 0 multiframe begin is asserted on pin RP(A to C)/pin function RMFB.</li> <li>1<sub>B</sub> , The time slot 16 CAS multiframe begin is asserted on pin RP(A to C)/pin function RMFB.</li> </ul>
RRTRI	6	rw	RSIG/RDO Tri-state Mode
RTRI	5		See Chapter 3.6.7
			Note: RRTRI is logically exored with RTDMT multi function port, if this function is selected. RTDMT exor RRTRI sets additionally RFM and SCLKR into tristate, see <b>Table 19</b> .
			<ul> <li>00<sub>B</sub> , normal operation (RSIG and RDO are switched to low level during inactive channel/bit phases).</li> <li>01<sub>B</sub> , RSIG and RDO are switched into tristate mode during inactive channel/bit phases.</li> </ul>
			<ul> <li>10<sub>B</sub> , RSIG and RDO are tristate constantly (and also RFM and SCLKR).</li> </ul>
			$11_{B}$ , RSIG and RDO are tristate constantly (and also RFM and SCLKR).
FSCT	4	rw	FSC Tristate Mode
			Note: If SEC/FSC is selected as SEC input, this bit is ignored.
			0 <sub>B</sub> , normal operation of SEC/FSC pin.
			$1_{\rm B}$ , SEC/FSC is switched into tristate mode.



Field	Bits	Туре	Description
RESX	3	rw	<b>Rising Edge Synchronous Pulse Transmit</b> Depending on this bit all transmit system interface data and marker are clocked (outputs) or sampled (inputs) with the selected active edge. See <b>Chapter 4.6</b> and also <b>SIC4_E</b> . Only valid if CMR2.IXSC = '0':
			Note: CMR2.IXSC = ´1´: value of RESX bit has no impact on the selected edge of the system interface clock but value of RESR bit is used as RESX. Example: If RESR = ´0´, the rising edge of system interface clock is the selected one for sampling data on XDI and vice versa.
			<ul> <li>0<sub>B</sub> , Clocked or sampled with the first falling edge of the selected system interface clock.</li> <li>1<sub>B</sub> , Clocked or sampled the first rising edge of the selected system interface clock.</li> </ul>
RESR	2	rw	<b>Rising Edge Synchronous Pulse Receive</b> Depending on this bit all receive system interface data and marker are clocked (outputs) or sampled (inputs) with the selected active edge. See <b>Chapter 4.6</b> and also <b>SIC4_E</b> .
			Note: If bit CMR2.IRSP is set, the behavior of signal RFM (if used) is inverse (´1´ = falling edge, ´0´ = rising edge)
			<ul> <li>0<sub>B</sub> , Clocked or sampled with the first falling edge of the selected system interface clock.</li> <li>1<sub>B</sub> , Clocked or sampled with the first rising edge of the selected system interface clock.</li> </ul>
TTRF	1	rw	<b>TTR Register Function (Fractional E1 Access)</b> Setting this bit the function of the TTR(4:1) registers is changed. A one in each TTR register forces the XSIGM marker high for the corresponding time slot and controls sampling of the time slots provided on pin XSIG. XSIG is selected by PC(2:1).XPC(3:0).
DAF	0	rw	Disable Automatic Freeze
			<ul> <li>0<sub>B</sub> , Signaling is automatically frozen if one of the following alarms occurred: Loss-Of-Signal (FRS0.LOS), Loss of CAS Frame Alignment (FRS1.TS16LFA), or receive slips (ISR3.RSP/N).</li> <li>1<sub>B</sub> , Automatic freezing of signaling data is disabled. Updating of the signaling buffer is also done if one of the above described alarm conditions is active. However, updating of the signaling buffer is stopped if SIC2.FFS is set. Significant only if the serial signaling access is enabled.</li> </ul>



# **Clock Mode Register 4**

CMR4_E Clock Mode Register 4					fset 41 <sub>H</sub>			Reset Value 00 <sub>H</sub>
Г	7	6	5	4	3	2	1	0
			IAR				RS	
L		I	rw	1	1		rw	

Field	Bits	Туре	Description			
IAR	7:3	rw	Integral parameter selection (Corner frequency and attenuation selection) for the DCO-R Only valid if CMR6.DCOCOMPN = '1' and CMR2.ECFAR = '1', see Chapter 3.6.5 and Table 15.			
RS	2:0	rw	Receive Clock (RCLK) Frequency Selection See also Chapter 3.6			
			Note: Only valid for COMP = ´0´. In QuadFALC® compatibility mode (COMP = ´1´) these bits are ignored (see CMR1.RS). RS_2 to RS_5 are dejittered clocks sourced by DCO-R.			
			<ul> <li>000<sub>B</sub>, clock recovered from the line through the DPLL drives RCLK.</li> <li>001<sub>B</sub>, clock recovered from the line through the DPLL drives RCLK. Ored with the incoming LOS signal.</li> <li>010<sub>B</sub>, 2.048 MHz, dejitered, sourced by DCO-R.</li> <li>011<sub>B</sub>, 4.096 MHz, dejitered, sourced by DCO-R.</li> <li>100<sub>B</sub>, 8.192 MHz, dejitered, sourced by DCO-R.</li> <li>101<sub>B</sub>, 16.384 MHz, dejitered, sourced by DCO-R.</li> <li>110<sub>B</sub>, 2.048 MHz ored with LOS.</li> <li>111<sub>B</sub>, 16.384 MHz ored with LOS.</li> </ul>			



#### **Clock Mode Register 5**

Note: The reset value depends on the channel, so that for the DCO-R the current channel is selected by the bits DRSS (for example for channel 3 the reset value is  $40_{H}^{\circ}$ ).

CMR5_E Clock Mode Register 5			Offset xx42 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0	
	DRSS				IAX			
	rw	I		1	rw	1		

Field	Bits	Туре	Description
DRSS	7:5	rw	DCO-R Channel Selection
			See Chapter 3.6
			Note: Only valid for COMP = ´0´. In QuadFALC® compatibility mode (COMP = ´1´) these bits are ignored and CMR1.DRSS are used.
			000 <sub>B</sub> , receive reference clock generated by the DPLL of channel 1.
			001 <sub>B</sub> , receive reference clock generated by the DPLL of channel 2.
			$010_{B}$ , receive reference clock generated by the DPLL of channel 3.
			011 <sub>B</sub> , receive reference clock generated by the DPLL of channel 4.
			$100_{\rm B}$ , receive reference clock generated by the DPLL of channel 5.
			$101_{\rm B}$ , receive reference clock generated by the DPLL of channel 6.
			$110_{\rm B}$ , receive reference clock generated by the DPLL of channel 7.
			$111_{B}$ , receive reference clock generated by the DPLL of channel 8.
IAX	4:0	rw	Integral parameter selection (Corner frequency and attenuation
			selection) for the DCO-X
			Only valid if CMR6.DCOCOMPN = '1'and CMR2.ECFAX = '1', see
			Chapter 3.7.4 and Table 15.



# **Clock Mode Register 6**

CMR6_E Clock Mode F	Register 6		Offset xx43 <sub>H</sub>			Reset Value 00 <sub>H</sub>	
7	6	5	4	3	2	1	0
DCOCOMP N	SRESR	SRESX		STF	1	SCFX	ATCS
rw	rw	rw		rw		rw	rw

Field	Bits	Туре	Description
DCOCOMPN	7	rw	<ul> <li>Compatibility programming of DCO-R/DCO-X disable</li> <li>Only applicable if CMR2.ECFAR/ECFAX is set. See Chapter 3.6.5,</li> <li>Table 15.</li> <li>O<sub>B</sub> , programming of corner frequencies of DCO-R/DCO-X is done with registers CMR3.CFAR (3:0) /CFAX(3:0), compatible to the FALC56® v2.x. Register bits CMR5.IAX(4:0)/CMR4.IAR(4:0) are not valid.</li> <li>1<sub>B</sub> , programming of corner frequencies and attenuation factors of DCO-R/DCO-X is done with registers CMR3.CFAR (3:0)/CFAX(3:0) and CMR4.IAR(4:0)/CMR5.IAX(4:0) in the range 0.2 20 Hz.</li> </ul>
SRESR	6	rw	Soft Reset of DCO-RBy setting this bit a soft reset of the DCO-R will be performed: The initialphase error is set to zero and the loop filter is cleared. To enable theDCO-R lock functionality, this bit must be cleared subsequently. SeeChapter 3.6.5. $0_B$ , DCO-R enabled (normal lock functionality). $1_B$ , soft reset of DCO-R, no lock functionality.
SRESX	5	rw	Soft Reset of DCO-XBy setting this bit a soft reset of the DCO-X will be performed: The initialphase error is set to zero and the loop filter is cleared. To enable theDCO-X lock functionality, this bit must be cleared subsequently. SeeChapter 3.7.4. $0_B$ , DCO-X enabled (normal lock functionality). $1_B$ , soft reset of DCO-X, no lock functionality.



Field	Bits	Туре	Description
STF	4:2	rw	Transmit Clock (TCLK) Frequency Selection See Chapter 3.7.2
			Note: Only valid for COMP = ´0´. In QuadFALC® compatibility mode (COMP = ´1´) these bits are ignored and CMR1.STF is used. Note that frequencies are not in ascent ordering .
			$\begin{array}{l} 000_{B} \ , 2.048 \ \text{MHz.} \\ 001_{B} \ , 8.192 \ \text{MHz.} \\ 010_{B} \ , 4.096 \ \text{MHz.} \\ 011_{B} \ , 16.384 \ \text{MHz.} \\ 100_{B} \ , 32.768 \ \text{MHz.} \\ 101_{B} \ , \text{reserved.} \\ 110_{B} \ , \text{reserved.} \\ 111_{B} \ , \text{reserved.} \end{array}$
SCFX	1	rw	Select Corner Frequency of DCO-X Only applicable if CMR2.EXFAX = '0'. See Chapter 3.6.5 and Chapter 3.7.4. $0_B$ , corner frequency of DCO-X is 2 Hz. $1_B$ , corner frequency of DCO-X is 0.2 Hz.
ATCS	0	rw	Automatic Transmit Clock Switching See Chapter 3.7.3. If TCLK is lost, automatically switching to SCLKX can be performed.
			Note: Status bits ISR7.XCLKSS(1:0) (ISR7_E) show if automatic clock switching was performed. Status bits CLKSTAT.TCLKLOS and CLKSTAT.SCLKXLOS (CLKSTAT_E) show the current status of the input clocks TCLK and SCLKX respectively.
			$0_{\rm B}$ , automatic clock switching is disabled. $1_{\rm B}$ , automatic clock switching is enabled.



# **Clock Mode Register 1**

CMR1_E Clock Mode Register 1			Offset xx44 <sub>H</sub>				Reset Value 00 <sub>H</sub>	
7	6	5	4	3	2	1	0	
DRSS		R	S	DCS	STF	DXJA	DXSS	
rw		rv	V	rw	rw	rw	rw	

Field	Bits	Туре	Description
DRSS	7:6	rw	Select RCLK Source Channel         These bits select the source channel of RCLK, see also Chapter 3.6.         Note: Only valid for COMP = '1'. For COMP = '0') these bits are ignored and CMR5.DRSS are used.
			$\begin{array}{l} 00_{B} & , \mbox{Receive reference clock generated by channel 1} \\ 01_{B} & , \mbox{Receive reference clock generated by channel 2.} \\ 10_{B} & , \mbox{Receive reference clock generated by channel 3.} \\ 11_{B} & , \mbox{Receive reference clock generated by channel 4.} \end{array}$
RS	5:4	rw	<ul> <li>Select RCLK Source These bits select the source of RCLK, see also Chapter 3.6. Note: Only valid for COMP = '1'. For COMP = '0') these bits are ignored and CMR4.RS are used. 00<sub>B</sub> , Clock recovered from the line through the DPLL drives RCLK 01<sub>B</sub> , Clock recovered from the line through the DPLL drives RCLK and in case of an active LOS alarm RCLK pin is set high (ored with LOS). 10<sub>B</sub> , Clock recovered from the line is de-jittered by DCO-R to drive a</li></ul>
			<ul> <li>10<sub>B</sub> , Clock recovered from the line is de-jittered by DCO-R to drive a 2.048 MHz clock on RCLK.</li> <li>11<sub>B</sub> , Clock recovered from the line is de-jittered by DCO-R to drive a 8.192 MHz clock on RCLK.</li> </ul>
DCS	3	rw	<b>Disable Clock-Switching</b> In Slave mode (LIM0.MAS = '0') the DCO-R is synchronized on the recovered route clock. In case of loss-of-signal LOS the DCO-R switches automatically to the clock sourced by port SYNC, see also Table 16. $0_B$ , automatic switching from RCLK to SYNC is enabled $1_B$ , automatic switching from RCLK to SYNC is disabled



Field	Bits	Туре	Description
STF	2	rw	Select TCLK FrequencySee Chapter 3.7.2. Only applicable if the pin function TCLK on multifunction port XP(A,B) is selected by PC(3:1).XPC(3:0) = '0011 <sub>b</sub> '. Data onXL1/2 (XDOP/N / XOID) are clocked with TCLK.Note: Only valid for COMP = '1'. For COMP = '0') these bit is ignored andCMR6.STF are used.
			0 <sub>B</sub> , 2.048 MHz 1 <sub>B</sub> , 8.192 MHz
DXJA	1	rw	Disable Internal Transmit Jitter Attenuation Setting this bit disables the transmit jitter attenuation. Reading the data out of the transmit elastic buffer and transmitting on XL1/2 (XDOP/N/XOID) is done with the clock provided on pin TCLK. In transmit elastic buffer bypass mode the transmit clock is taken from SCLKX, independent of this bit.
DXSS	0	rw	<ul> <li>DCO-X Synchronization Clock Source</li> <li>0<sub>B</sub> , The DCO-X circuitry synchronizes to the internal reference clock which is sourced by SCLKX/R or RCLK. Since there are many reference clock opportunities the following internal prioritizing in descending order from left to right is realized: LIM1.RL &gt; CMR1.DXSS &gt; LIM2.ELT &gt; current working clock of transmit system interface. If one of these bits is set the corresponding reference clock is taken.</li> <li>1<sub>B</sub> , DCO-X synchronizes to an external reference clock provided on multi function port XPA or XPB pin function TCLK, if no remote loop is active. TCLK is selected by PC(2:1).XPC(3:0) = '0011B'.</li> </ul>



# **Clock Mode Register 2**

CMR2_E Clock Mode Register 2				fset 45 <sub>H</sub>	Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0
ECFAX	ECFAR	DCOXC	DCF	IRSP	IRSC	IXSP	IXSC
rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
ECFAX	7	rw	Enable Corner Frequency Adjustment for DCO-X See Chapter 3.7.4 and Table 15.
			Note: DCO-X must be activated.
			<ul> <li>0<sub>B</sub> , adjustment is disabled (only 2Hz and 0.2Hz are possible).</li> <li>1<sub>B</sub> , adjustment is enabled as programmed in CMR3.CFAX(3:0) and CMR4.IAX(4:0).</li> </ul>
ECFAR	6	rw	Enable Corner Frequency Adjustment for DCO-R See Chapter 3.7.4 and Table 15.
			Note: DCO-R must be activated.
			<ul> <li>0<sub>B</sub> , adjustment is disabled (only 2Hz and 0.2Hz are possible).</li> <li>1<sub>B</sub> , adjustment is enabled as programmed in CMR3.CFAR(3:0) and CMR5.IAR(4:0).</li> </ul>
DCOXC	5	rw	DCO-X Center-Frequency Enable         See Chapter 3.6.5         0 <sub>B</sub> , The center function of the DCO-X circuitry is disabled.         1 <sub>B</sub> , The center function of the DCO-X circuitry is enabled. DCO-X centers to 2.048 MHz related to the master clock reference (MCLK), if reference clock (e.g. SCLKX) is missing.
DCF	4	rw	<ul> <li>DCO-R Center- Frequency Disabled</li> <li>See also Table 16.</li> <li>O<sub>B</sub> , The DCO-R circuitry is frequency centered in master mode if no 2.048 MHz reference clock on pin SYNC is provided or in slave mode if a loss-of-signal occurs in combination with no 2.048 MHz clock on pin SYNC or a gapped clock is provided on pin RCLKI and this clock is inactive or stopped.</li> <li>1<sub>B</sub> , The center function of the DCO-R circuitry is disabled. The generated clock (DCO-R) is frequency frozen in that moment when no clock is available on pin SYNC or pin RCLKI. The DCO-R circuitry starts synchronization as soon as a clock appears on pins SYNC or RCLKI.</li> </ul>



Field	Bits	Туре	Description
IRSP	3	rw	Internal Receive System Frame Sync Pulse
			<ul> <li>0<sub>B</sub> , The frame sync pulse for the receive system interface is sourced by SYPR (if SYPR is applied). If SYPR is not applied, the frame sync pulse is derived from RDO output signal internally free running). Note: The use of IRSP = '0' is recommended.</li> <li>1<sub>B</sub> , The frame sync pulse for the receive system interface is internally sourced by the DCO-R circuitry. This internally generated frame sync signal can be output (active low) on multifunction ports RP(A to C) (RPC(3:0) = '0001H'). Note: This is the only exception where the use of RFM and SYPR is allowed at the same time. Because only one set of offset registers (RC1/0) is available, programming is done by using the SYPR calculation formula in the same way as for the external SYPR pulse. Bit IRSC must be set for correct operation.</li> </ul>
IRSC	2	rw	Internal Receive System Clock         See also Figure 45.         0 <sub>B</sub> , The working clock for the receive system interface is sourced by SCLKR or in receive elastic buffer bypass mode from the corresponding extracted receive clock RCLK.         1 <sub>B</sub> , The working clock for the receive system interface is sourced internally by DCO-R or in bypass mode by the extracted receive clock. SCLKR is ignored.
IXSP	1	rw	Internal Transmit System Frame Sync Pulse
			<ul> <li>0<sub>B</sub> , The frame sync pulse for the transmit system interface is sourced by SYPX.</li> <li>1<sub>B</sub> , The frame sync pulse for the transmit system interface is internally sourced by the DCO-R circuitry. Additionally, the external XMFS signal defines the transmit multiframe begin. XMFS is enabled or disabled by the multifunction port configuration. For correct operation bits CMR2.IXSC/IRSC must be set. SYPX is ignored.</li> </ul>
IXSC	0	rw	Internal Transmit System Clock
			<ul> <li>See also Figure 45.</li> <li>0<sub>B</sub> , The working clock for the transmit system interface is sourced by SCLKX.</li> <li>1<sub>B</sub> , The working clock for the transmit system interface is sourced internally by the working clock of the receive system interface. SCLKX is ignored.</li> </ul>



# E1 RegistersGlobal Configuration Register

# **Global Configuration Register**

	GCR_E Global Confiç	guration Regi	ster		fset 46 <sub>H</sub>			Reset Value 00 <sub>H</sub>
ſ	7	6	5	4	3	2	1	0
	VIS	SCI	SES	ECMC		Res	1	PD
l	rw	rw	rw	rw				rw

Field	Bits	Туре	Description
VIS	7	rw	Masked Interrupts Visible         See also Chapter 3.4.4         0 <sub>B</sub> , Masked interrupt status bits are not visible in registers ISR(7:0).         1 <sub>B</sub> , Masked interrupt status bits are visible in ISR(7:0), but they are not visible in register GIS.
SCI	6	rw	<ul> <li>Status Change Interrupt</li> <li>0<sub>B</sub> , Interrupts are generated either on activation or deactivation of the internal interrupt source.</li> <li>1<sub>B</sub> , The following interrupts are activated both on activation and deactivation of the internal interrupt source: ISR2.LOS, ISR2.AIS, ISR3.LMFA16.</li> </ul>
SES	5	rw	Select External Second Timer $0_B$ , Internal second timer selected $1_B$ , External second timer selected
ECMC	4	rw	<ul> <li>Error Counter Mode COFA</li> <li>0<sub>B</sub> , The Sa6-bit error indications are accumulated in the error counter CEC3L/H.</li> <li>1<sub>B</sub> , A Change of Frame or Multiframe Alignment COFA is detected since the last resynchronization. The events are accumulated in the error counter CEC3L.(1:0). Multiframe periods received in the asynchronous state are accumulated in the error counter CEC3L.7-2. An overflow of each counter is disabled.</li> </ul>
PD	0	rw	$\begin{array}{l} \textbf{Power Down} \\ \text{Switches between power-up and power-down mode. After switching from power down to power up a receiver reset should be made by setting of CMDR.RRES. \\ \textbf{0}_{B}  , \text{Power up} \\ \textbf{1}_{B}  , \text{Power down: All outputs are driven inactive; multifunction ports are driven high by the weak internal pullup device.} \end{array}$



#### E1 RegistersErrored Second Mask

#### **Errored Second Mask**

This register functions as an additional mask register for the interrupt status bit Errored Second (ISR3.ES). A "1" in a bit position of ESM deactivates the related second interrupt.

ESM_E Errored Sec	ond Mask			fset 47 <sub>H</sub>			Reset Value FF <sub>H</sub>
7	6	5	4	3	2	1	0
LFA	FER	CER	AIS	LOS	CVE	SLIP	EBE
rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
LFA	7	rw	Errored Second Mask LFA
FER	6	rw	Errored Second Mask FER
CER	5	rw	Errored Second Mask CER
AIS	4	rw	Errored Second Mask AIS
LOS	3	rw	Errored Second Mask LOS
CVE	2	rw	Errored Second Mask CVE
SLIP	1	rw	Errored Second Mask SLIP
EBE	0	rw	Errored Second Mask EBE



# E1 RegistersClock Mode Register 3

# **Clock Mode Register 3**

CMR3_E Clock Mode I	Register 3			set 48 <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
	CF	AX			CF	AR	
L	ſ	w			rv	N	

Field	Bits	Туре	Description
CFAX	7:4	rw	Corner Frequency Adjustment for DCO-X See Chapter 3.7.4 and Table 15.
			Note: DCO-X must be activated and CMR2.ECFAX must be set (adjustment must be enabled).
CFAR	3:0	rw	Corner Frequency Adjustment for DCO-R See Chapter 3.6.5 and Table 15.
			Note: DCO-R must be activated and CMR2.ECFAR must be set (adjustment must be enabled).



#### E1 RegistersDisable Error Counter

#### **Disable Error Counter**

Note: Error counters and receive buffer delay can be read 1  $\mu$ s after setting the according bit in bit DEC.

	DEC_E Disable Error	Counter		Off xx	Reset Value 00 <sub>H</sub>			
_	7	6	5	4	3	2	1	0
	DRBD	Res	DCEC3	DCEC2	DCEC1	DEBC	DCVC	DFEC
	w		W	w	w	w	w	W

Field	Bits	Туре	Description
DRBD	7	w	Disable Receive Buffer Delay
			This bit has to be set before reading the register RBD. It is reset
			automatically if RBD has been read.
DCEC3	5	w	Disable CRC Error Counter 3
DCEC2	4	w	Disable CRC Error Counter 2
DCEC1	3	w	Disable CRC Error Counter 1
DEBC	2	w	Disable Errored Block Counter
DCVC	1	w	Disable Code Violation Counter
DFEC	0	w	Disable Framing Error Counter
			These bits are only valid if FMR1.ECM is cleared. They have to be set
			before reading the error counters. They are reset automatically if the
			corresponding error counter high byte has been read. With the rising
			edge of these bits the error counters are latched and then cleared.



#### E1 RegistersTransmit CAS Register 1

#### **Transmit CAS Register 1**

The transmit CAS register access is enabled by setting bit XSP.CASEN = '1'. Each register except XS1 contains the CAS bits for two time slots, see **Chapter 4.3.5.4**. With the transmit multiframe begin ISR1.XMB the contents of these registers is copied into a shadow register. The contents is sent out subsequently in the time slots 16 of the outgoing data stream. XS1.7 is sent out first and XS16.0 is sent last. The transmit multiframe begin interrupt (XMB) requests that these registers should be serviced. If requests for new information are ignored, current contents is repeated. XS1 has to be programmed with the multiframe pattern. This pattern should always stay low otherwise the remote end loses its synchronization. With setting the Y-bit a remote alarm is transmitted to the far end. The X bits (spare bits) should be set if they are not used. If access to these registers is done without control of the interrupt ISR1.XMB the registers should be written twice to avoid an internal data transfer error.

Note: If ISR1.XMB is not used and the write access to these registers is done exact in the moment when this interrupt is generated, data is lost.

	XS1_E Transmit CA	S Register 1			fset 70 <sub>H</sub>			Reset Value 00 <sub>H</sub>
r	7	6	5	4	3	2	1	0
		(	<b>D</b>	1	X1	Y1	X2	Y2
L		v	N		W	W	W	W

3. A software reset (CMDR.XRES) resets these registers.

Field	Bits	Туре	Description
0	7:4	w	Fixed '0'
X1	3	w	X1
Y1	2	w	Y1
X2	1	w	X2
Y2	0	w	Y2



#### E1 RegistersTransmit CAS Register 2

#### **Transmit CAS Register 2**

For description see Transmit CAS Register 1

XS2_E Transmit CAS Register 2					fset 71 <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	A1	B1	C1	D1	A16	B16	C16	D16
	W	W	W	W	W	W	W	W

Field	Bits	Туре	Description
A1	7	w	A1
B1	6	w	B1
C1	5	w	C1
D1	4	w	D1
A16	3	w	A16
B16	2	w	B16
C16	1	w	C16
D16	0	w	D16

#### **Similar Registers**

Registers XS3 to XS16 have the same layout and description as XS2.

The Offset Addresses are listed in XSn Overview, for bit names refer to Transmit CAS Registers

#### Table 84 XSn Overview

Register Short Name	Register Long Name	Offset Address	Page Number
XS3	Transmit CAS Register 3	72 <sub>H</sub>	
XS4	Transmit CAS Register 4	73 <sub>H</sub>	
XS5	Transmit CAS Register 5	74 <sub>H</sub>	
XS6	Transmit CAS Register 6	75 <sub>H</sub>	
XS7	Transmit CAS Register 7	76 <sub>H</sub>	
XS8	Transmit CAS Register 8	77 <sub>H</sub>	
XS9	Transmit CAS Register 9	78 <sub>H</sub>	
XS10	Transmit CAS Register 10	79 <sub>H</sub>	
XS11	Transmit CAS Register 11	7A <sub>H</sub>	
XS12	Transmit CAS Register 12	7B <sub>H</sub>	
XS13	Transmit CAS Register 13	7C <sub>H</sub>	
XS14	Transmit CAS Register 14	7D <sub>H</sub>	
XS15	Transmit CAS Register 15	7E <sub>H</sub>	
XS16	Transmit CAS Register 16		



# E1 RegistersSimilar Registers


Table 85	Transmit CAS Registers								
	7	6	5	4	3	2	1	0	
XS1	0	0	0	0	X1	Y1	X2	Y2	
XS2	A1	B1	C1	D1	A16	B16	C16	D16	
XS3	A2	B2	C2	D2	A17	B17	C17	D17	
XS4	A3	B3	C3	D3	A18	B18	C18	D18	
XS5	A4	B4	C4	D4	A19	B19	C19	D19	
XS6	A5	B5	C5	D5	A20	B20	C20	D20	
XS7	A6	B6	C6	D6	A21	B21	C21	D21	
XS8	A7	B7	C7	D7	A22	B22	C22	D22	
XS9	A8	B8	C8	D8	A23	B23	C23	D23	
XS10	A9	B9	C9	D9	A24	B24	C24	D24	
XS11	A10	B10	C10	D10	A25	B25	C25	D25	
XS12	A11	B11	C11	D11	A26	B26	C26	D26	
XS13	A12	B12	C12	D12	A27	B27	C27	D27	
XS14	A13	B13	C13	D13	A28	B28	C28	D28	
XS15	A14	B14	C14	D14	A29	B29	C29	D29	
XS16	A15	B15	C15	D15	A30	B30	C30	D30	



#### E1 RegistersPort Configuration 1

#### **Port Configuration 1**

See **Chapter 3.8**. The unvailable multi function ports must be configured to an allowed value. It is suggested to configure them to an uncritical output signal, for example PC3 =  $x5_{H}$ , PC4 =  $35_{H}$ .



Field	Bits	Туре	Description
RPC1	7:4	rw	<b>Receive multifunction Port Configuration</b> See Chapter 3.8. The multifunction ports RP(A to C) are bidirectional. After Reset the ports RPA and RPB are configured as SYPR., the port RPC is configured as RCLK output. With the selection of the pin function the In/Output configuration is also achieved. The input function SYPR may only be selected once, it must not be selected twice or more. Register PC1 configures port RPA, while PC2 $\rightarrow$ port RPB and PC3 $\rightarrow$ port RPC. See <b>RPC1 Constant Values</b>
XPC1	3:0	rw	Transmit multifunction Port ConfigurationThe multifunction ports XP(A to B) are bidirectional. After Reset theseports are configured as inputs. With the selection of the pin function theIn/Output configuration is also achieved. Each of the four different inputfunctions (SYPX, XMFS, XSIG, TCLK, XLT and XLT) may only beselected once. No input function must be selected twice or more. SYPXand XMFS should not be selected in parallel. Register PC1 configuresport XPA and PC2 the port XPB.See XPC1 Constant Values

Table 86 RPC1 Constant Values
-------------------------------

Name and Description	Value
SYPR Synchronous Pulse Receive (Input, low active)       (         Together with register RC(1:0) SYPR defines the frame begin on the receive system       (         interface. Because of the offset programming the SYPR and the RFM pin function cannot be selected in parallel.       (	0000 <sub>B</sub>
<b>RFM: Receive Frame Marker (Output)</b> CMR2.IRSP = '0': The receive frame marker is active high for one 2.048 MHz period during any bit position of the current frame. Programming of the bit position is done by using registers RC(1:0). The internal time slot assigner is disabled. The RFM offset calculation formula has to be used. CMR2.IRSP = '1': Internally generated frame synchronization pulse sourced by the DCO-R circuitry. The pulse is active low for one 2.048 MHz period.	0001 <sub>B</sub>



# Table 86 RPC1 Constant Values (cont'd)

Name and Description	Value
RMFB: Receive Multiframe Begin (Output)	0010 <sub>B</sub>
Marks the beginning of every received multiframe or optionally the begin of every CAS multiframe begin (active high).	
<b>RSIGM: Receive Signaling Marker (Output)</b> Marks the time slots which are defined by register RTR(4:1) of every frame on port RDO.	0011 <sub>B</sub>
<b>RSIG: Receive Signaling Data (Output)</b> The received CAS multiframe is transmitted on this pin. Time slot on RSIG correlates directly to the time slot assignment on RDO.	0100 <sub>B</sub>
DLR: Data Link Bit Receive (Output) Marks the Sa-bits within the data stream on RDO.	0101 <sub>B</sub>
<b>FREEZE:</b> Freeze Signaling (Output) The freeze signaling status is active high by detecting a loss-of-signal alarm, or a loss of CAS frame alignment or a receive slip (positive or negative). It stays high for at least one complete multiframe after the alarm disappears. Setting SIC2.FFS enforces a high on pin FREEZE.	0110 <sub>B</sub>
<b>RFSP: Receive Frame Synchronous Pulse (Output, Iow active)</b> RFSP marks the frame begin in the receivers synchronous state. This marker is active low for 488 ns with a frequency of 8 kHz.	0111 <sub>B</sub>
RLT: Receive line termination (input) "Hardware" switching of receive line termination, see Chapter 3.6.7	1000 <sub>B</sub>
<b>GPI: general purpose input</b> Value of this input is stored in register MFPI.	1001 <sub>B</sub>
GPOH: General purpose output, high level Pin is set fixed to high level	1010 <sub>B</sub>
GPOL: General purpose output, low level Pin is set fixed to low level	1011 <sub>B</sub>
LOS: Loss of signal Loss of signal indication output	1100 <sub>B</sub>
RTDMT: Receive TDM tristate (input) receive TDM i/f tristate (RDO, RSIG, SCLKR, RFM).	1101 <sub>B</sub>
reserved	1110 <sub>B</sub>
RCLK: RCLK output	1111 <sub>B</sub>

#### Table 87 XPC1 Constant Values

Name and Description	Value			
<b>SYPX: Synchronous Pulse Transmit (Input, Iow active)</b> Together with register XC(1:0) SYPX defines the frame begin on the transmit system interface ports XDI and XSIG.				
<b>XMFS: Transmit Multiframe Synchronization (Input)</b> Together with register XC(1:0) XMFS defines the frame and multiframe begin on the transmit system interface ports XDI and XSIG. Depending on PC5.CXMFS the signal on XMFS is active high or low.	0001 <sub>B</sub>			
XSIG: Transmit Signaling Data (Input) Input for transmit signaling data received from the signaling highway. Optionally sampling of XSIG data is controlled by the active high XSIGM marker.				



#### Table 87 XPC1 Constant Values (cont'd)

Name and Description	Value				
TCLK: Transmit Clock (Input)	0011 <sub>B</sub>				
A 2.048/8.192 MHz clock has to be sourced by the system if the internal generated transmit					
clock (DCO-X) is not used. Optionally this input is used as a synchronization clock for the					
DCO-X circuitry with a frequency of 2.048 MHz.					
XMFB: Transmit Multiframe Begin (Output)	0100 <sub>B</sub>				
Marks the beginning of every transmit multiframe.					
XSIGM: Transmit Signaling Marker (Output)	0101 <sub>B</sub>				
Marks the time slots which are defined by register TTR(4:1) of every frame on port XDI.					
DLX: Data Link Bit Transmit (Output)	0110 <sub>B</sub>				
Marks the Sa-bits within the data stream on XDI.					
XCLK: Transmit Line Clock (Output)	0111 <sub>B</sub>				
Frequency: 2.048 MHz					
XLT: Transmit Line Tristate control input, high active	1000 <sub>B</sub>				
With a high level on this port the transmit lines XL1/2 or XDOP/N are set directly into tristate.					
This pin function is logically ored with register XPM2.XLT. See Chapter 3.6.7 and					
Chapter 3.7.1					
GPI: General Purpose Input, low level	1001 <sub>B</sub>				
Value of this input is stored in register MFPI.					
GPOH: General Purpose Output, high level	1010 <sub>B</sub>				
Pin is set fixed to high level					
GPOL: General Purpose Output, low level	1011 <sub>B</sub>				
Pin is set fixed to low level					
reserved					
reserved	1101 <sub>B</sub>				
XLT: Transmit Line Tristate control input, low active	1110 <sub>B</sub>				
see XLT					
reserved	1111 <sub>B</sub>				

Registers PC2 to PC3 have the same layout and description, but the 4 LSBs of PC3 are not used because only 2 MFPs in transmit direction exists.

The register PC4 and the bits (3:0) of the register PC3 can be written and read, but are not valid. These bits are dummys for software compatibility to the QuadFALC.

Only one of the ports RPA, RPB or RPC must be configured as RTDMT.

Only one of the ports XPA or XPB must be configured as XLT or  $\overline{XLT}$ .

The registers PC1, PC2 and PC4 have the reset values '00H', PC3 has the reset value 'F0H'.

The Offset Addresses are listed in **PCn Overview**, for bit names refer to **Port Configuration Registers**.

#### Table 88 PCn Overview

Register Short Name	Register Long Name	Offset Address	Page Number
PC2	Port Configuration Register 2	81 <sub>H</sub>	
PC3	Port Configuration Register 3	82 <sub>H</sub>	
PC4	Port Configuration Register 4	83 <sub>H</sub>	



Table 89	Port Configuration Registers							
	7	6	5	4	3	2	1	0
PC1	RPC13	RPC12	RPC11	RPC10	XPC13	XPC12	XPC11	XPC10
PC2	RPC23	RPC22	RPC21	RPC20	XPC23	XPC22	XPC21	XPC20
PC3	RPC33	RPC32	RPC31	RPC30	XPC33	XPC32	XPC31	XPC30
PC4	RPC43	RPC42	RPC41	RPC40	XPC43	XPC42	XPC41	XPC40



# E1 RegistersPort Configuration 5

# Port Configuration 5

PC5_E Port Configu	ration 5			ffset x84 <sub>н</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
PHDSX	PHDSR	Re	S	CXMFS	0	CSRP	CRP
rw	rw			rw	rw	rw	rw

Field	Bits	Туре	Description
PHDSX	7	rw	Phase Decoder Switch for DCO-X
			See Chapter 3.7.4 and formulas in GCM6_E.
			$0_B$ , switch phase decoder by 1/3
			$1_B$ , switch phase decoder by 1/6
PHDSR	6	rw	Phase Decoder Switch for DCO-R
			See Chapter 3.6.5 and formulas in GCM6_E.
			$0_B$ , switch phase decoder by 1/3
			$1_B$ , switch phase decoder by 1/6
CXMFS	3	rw	Configure XMFS Port
			$0_{\rm B}$ , Port XMFS is active low.
			$1_{B}^{U}$ , Port XMFS is active high.
0	2	rw	Fixed 0
CSRP	1	rw	Configure SCLKR Port
			0 <sub>B</sub> , SCLKR: Input
			$1_{\rm B}$ , SCLKR: Output
CRP	0	rw	Configure RCLK Port
			0 <sub>B</sub> , RCLK: Input
			1 <sub>B</sub> , RCLK: Output



# E1 RegistersGlobal Port Configuration 1

# **Global Port Configuration 1**

GPC1_E Global Por	t Configuration	1	Offset 0085 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0	
SMM	CS	SFP	Res	FS	S1	R	1S	
rw	rw rw		rw		W	rw		

Field	Bits	Туре	Description
SMM	7	rw	System Interface Multiplex Mode         Setting of these bit enables 4:1 or 8:1 multiplexing of E1 frames into one         or two data streams, dependent on GPC6.SSI16, see Chapter 4.6 or         Chapter 5.6. Refer to Table 37.         0 <sub>B</sub> , System multiplex mode disabled         1 <sub>B</sub> , System multiplex mode enabled
CSFP	6:5	rw	Configure SEC/FSC PortThe FSC pulse is generated if the DCO-R circuitry of the selected channelis active (CMR2.IRSC = '1' or CMR1.RS(1:0) = '10 <sub>b</sub> ' or '11 <sub>b</sub> '), seeChapter 4.5.5 $00_B$ , SEC: Input, active high $01_B$ , SEC: Output, active high $10_B$ , FSC: Output, active high
FSS1	3:2	rw	<ul> <li>SEC/FSC Source         One of four internally generated dejittered 8 kHz clocks FSC or second timers SEC (switching between FSC and SEC depends on GPC1.CSFP) are output on pin SEC/FSC, see Figure 44. Switching between FSC and SEC is done by GPC1.CSFP.     </li> <li>Note: Only valid for COMP = '1'. For COMP = '0') these bits are ignored and GPC2.FSS are used.</li> <li>00<sub>B</sub> , FSC or SEC respectively, sourced by channel 1</li> <li>01<sub>B</sub> , FSC or SEC respectively, sourced by channel 2</li> <li>10<sub>B</sub> , FSC or SEC respectively, sourced by channel 3</li> <li>11<sub>B</sub> , FSC or SEC respectively, sourced by channel 4</li> </ul>



# E1 RegistersGlobal Port Configuration 1

Field	Bits	Туре	Description
R1S	1:0	rw	RCLK1 Source
			One of the four internally generated receive route clocks is output on pin RCLK1. Ouputs RCLK(4:2) are valid independent of these bits. See <b>Chapter 3.6</b> .
			Note: Only valid for COMP = ´1´. For COMP = ´0)´ these bits are ignored and GPC2.R1S are used.
			00 <sub>B</sub> , RCLK1 sourced by channel 1
			01 <sub>B</sub> , RCLK1 sourced by channel 2
			10 <sub>B</sub> , RCLK1 sourced by channel 3
			11 <sub>B</sub> , RCLK1 sourced by channel 4



# E1 RegistersPort Configuration 6

# Port Configuration 6

PC6_E Port Configuration 6					Offset xx86 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7		6	5	4	3	2	1	0		
Re	es	TSRE		1	R	es	1			
		rw								

Field	Bits	Туре	Description
TSRE	6	rw	Transmit serial resistor enable
			Note: See Table 22 for more details
			$0_B$ , Internal serial resistors are disabled. $1_B$ , Internal serial resistors are enabled.



# E1 RegistersCommand Register 2

# **Command Register 2**

CMDR2_E Command Re	egister 2		Off xx8				Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
		Re	S		1	RSUC	Res
		<u> </u>				W	

Field	Bits	Туре	Description
RSUC	1	w	Reset Signaling Unit Counter - HDLC Channel 1
			Note: The maximum time between writing to the CMDR2 register and the execution of the command takes 2.5 periods of the current system data rate. Therefore, if the external micro controller operates with a very high clock rate in comparison with the OctalFALCTM's clock, it is recommended that bit SIS.CEC should be checked before writing to the CMDR register to avoid any loss of commands.
			0 <sub>B</sub> , no reset of the SS7 signaling unit counter and error counter is done (no action is done)
			1 <sub>B</sub> , After setting this bit the SS7 signaling unit counter and error counter are reset. The bit is cleared automatically after execution



# E1 RegistersCommand Register 3

# **Command Register 3**

CMDR3_E Command Register 3				Offset xx88 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
_	7	6	5	4	3	2	1	0	
	RMC2	Res	XREP2	Res	XHF2	XTF2	XME2	SRES2	
	W		w		W	W	W	W	

Field	Bits	Туре	Description
RMC2	7	w	<b>Receive Message Complete - HDLC Channel 2</b> Confirmation from external micro controller to OctalFALCTM that the current frame or data block has been fetched following an RPF2 or RME2 interrupt, thus the occupied space in the RFIFO2 can be released.
XREP2	5	w	Transmission Repeat - HDLC Channel 2If XREP2 is set together with XTF2 (write 24H to CMDR3), theOctalFALCTM repeatedly transmits the contents of the XFIFO2 (1 up to64bytes) without HDLC framing fully transparently, i.e. without flag,CRC.The cyclic transmission is stopped with an SRES2 command or byresetting XREP2.
XHF2	3	w	<b>Transmit HDLC Frame - HDLC Channel 2</b> After having written up to 64bytes to the XFIFO2, this command initiates the transmission of a HDLC frame.
XTF2	2	W	Transmit Transparent Frame - HDLC Channel 2Initiates the transmission of a transparent frame without HDLC framing.
XME2	1	w	Transmit Message End - HDLC Channel 2Indicates that the data block written last to the XFIFO2 completes the current frame. The OctalFALCTM can terminate the transmission operation properly by appending the CRC and the closing flag sequence to the data.
SRES2	0	w	Signaling Transmitter Reset - HDLC Channel 2 The transmitter of the signaling controller is reset. XFIFO2 is cleared of any data and an abort sequence (seven '1's) followed by interframe time fill is transmitted. In response to SRES2 an XPR2 interrupt is generated. This command can be used by the external micro controller to abort a frame currently in transmission.



# E1 RegistersCommand Register 4

# **Command Register 4**

CMDR4_E Command Register 4				fset 89 <sub>H</sub>			Reset Value 00 <sub>H</sub>	
_	7	6	5	4	3	2	1	0
	RMC3	Res	XREP3	Res	XHF3	XTF3	XME3	SRES3
	W		w		W	W	W	W

Field	Bits	Туре	Description
RMC3	7	w	<b>Receive Message Complete - HDLC Channel 3</b> Confirmation from external micro controller to OctalFALCTM that the current frame or data block has been fetched following an RPF3 or RME3 interrupt, thus the occupied space in the RFIFO3 can be released.
XREP3	5	w	<b>Transmission Repeat - HDLC Channel 3</b> If XREP3 is set together with XTF3 (write '24 <sub>H</sub> ' to CMDR4), the OctalFALCTM repeatedly transmits the contents of the XFIFO3 (1 up to 64 bytes) without HDLC framing fully transparently, i.e. without flag, CRC.The cyclic transmission is stopped with an SRES3 command or by resetting XREP3.
XHF3	3	w	<b>Transmit HDLC Frame - HDLC Channel 3</b> After having written up to 64 bytes to the XFIFO3, this command initiates the transmission of a HDLC frame.
XTF3	2	W	Transmit Transparent Frame - HDLC Channel 3           Initiates the transmission of a transparent frame without HDLC framing.
XME3	1	w	<b>Transmit Message End - HDLC Channel 3</b> Indicates that the data block written last to the XFIFO3 completes the current frame. The OctalFALCTM can terminate the transmission operation properly by appending the CRC and the closing flag sequence to the data.
SRES3	0	w	Signaling Transmitter Reset - HDLC Channel 3 The transmitter of the signaling controller is reset. XFIFO3 is cleared of any data and an abort sequence (seven '1's) followed by interframe time fill is transmitted. In response to SRES3 an XPR3 interrupt is generated. This command can be used by the external micro controller to abort a frame currently in transmission.



# E1 RegistersGlobal Port Configuration Register 2

# **Global Port Configuration Register 2**

GPC2_E Global Port C	Configuration	Register 2		fset 8A <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
Res		FSS	1	Res		R1S	
		rw	1	1		rw	<u> </u>

Field	Bits	Туре	Description
FSS	6:4	rw	SEC/FSC Source Selection See Chapter 3.6.
			Note: Only valid for COMP = ´0´. For COMP = ´1´ these bits are ignored and GPC1.FSS are used.
			$\begin{array}{l} 000_{B} \ , \mbox{SEC/FSC sourced by channel 1.} \\ 001_{B} \ , \mbox{SEC/FSC sourced by channel 2.} \\ 010_{B} \ , \mbox{SEC/FSC sourced by channel 3.} \\ 011_{B} \ , \mbox{SEC/FSC sourced by channel 4.} \\ 100_{B} \ , \mbox{SEC/FSC sourced by channel 5.} \\ 101_{B} \ , \mbox{SEC/FSC sourced by channel 6.} \\ 110_{B} \ , \mbox{SEC/FSC sourced by channel 7.} \\ 111_{B} \ , \mbox{SEC/FSC sourced by channel 8.} \end{array}$
R1S	2:0	rw	RCLK1 Source Selection See Chapter 3.6.
			Note: Only valid for COMP = '0'. For COMP = '1' these bits are ignored and GPC1.R1S are used.
			$000_{B}$ , RCLK1 sourced by channel 1. $001_{B}$ , RCLK1 sourced by channel 2. $010_{B}$ , RCLK1 sourced by channel 3. $011_{B}$ , RCLK1 sourced by channel 4. $100_{B}$ , RCLK1 sourced by channel 5. $101_{B}$ , RCLK1 sourced by channel 6. $110_{B}$ , RCLK1 sourced by channel 7. $111_{B}$ , RCLK1 sourced by channel 8.



# **Common Configuration Register 3**

CCR3_E Common Configuration Register 3					iset 8B <sub>H</sub>			Reset Value 00 <sub>H</sub>
	7	6	5	4	3	2	1	0
	RFT22	RADD2	RCRC2	XCRC2	ITF2	XMFA2	RFT12	RFT02
	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
RFT22	7	rw	RFIFO2 Threshold Level - HDLC Channel 2
			Highest bit to set the RFIFO2 size. See RFT12, RFT02.
RADD2	6	rw	<b>Receive Address Pushed to RFIFO2</b> If this bit is set, the received HDLC channel 2 address information (1 or 2 bytes, depending on the address mode selected via MODE2.MDS02) is pushed to RFIFO2. This function is applicable in non-auto mode and transparent mode 1.
RCRC2	5	rw	Receive CRC ON/OFF - HDLC Channel 2         Only applicable in non-auto mode.         If this bit is set, the received CRC checksum is written to RFIFO2 (CRC-ITU-T: 2 bytes). The checksum, consisting of the 2 last bytes in the received frame, is followed in the RFIFO2 by the status information byte (contents of register RSIS2). The received CRC checksum will additionally be checked for correctness. If non-auto mode is selected, the limits for "Valid Frame" check are modified.
XCRC2	4	rw	<b>Transmit CRC ON/OFF - HDLC Channel 2</b> If this bit is set, the CRC checksum will not be generated internally. It has to be written as the last two bytes in the transmit FIFO (XFIFO2). The transmitted frame is closed automatically with a closing flag.
ITF2	3	rw	Interframe Time Fill - HDLC Channel 2Determines the idle (= no data to be sent) state of the transmit datacoming from the signaling controller. $0_B$ , Continuous logical "1" is output $1_B$ , Continuous flag sequences are output ("01111110" bit patterns)
XMFA2	2	rw	<ul> <li>Transmit Multiframe Aligned - HDLC Channel 2</li> <li>Determines the synchronization between the framer and the corresponding signaling controller.</li> <li>0<sub>B</sub> , The contents of the XFIFO2 is transmitted without multiframe alignment.</li> <li>1<sub>B</sub> , The contents of the XFIFO2 is transmitted multiframe aligned.</li> </ul>



Field	Bits	Туре	Description
RFT12	1	rw	RFIFO2 Threshold Level - HDLC Channel 2
RFT02	0		The size of the accessible part of RFIFO2 can be determined by programming these bits together with the bit RFT22. The number of valid bytes after an RPF interrupt is given in the following overview. The value of RFT(2:0)2 can be changed dynamically if reception is not running or after the current data block has been read, but before the command CMDR3.RMC2 is issued (interrupt controlled data transfer). $000_B$ , 32 bytes (default value) $001_B$ , 16 bytes $010_B$ , 4 bytes $011_B$ , 2 bytes $1xx_B$ , 64 bytes



# **Common Configuration Register 4**

CCR4_E Common Configuration Register 4					iset BC <sub>H</sub>			Reset Value 00 <sub>H</sub>
r	7	6	5	4	3	2	1	0
	RFT23	RADD3	RCRC3	XCRC3	ITF3	XMFA3	RFT13	RFT03
L	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
RFT23	7	rw	RFIFO3 Threshold Level - HDLC Channel 3
			Highest bit to set the RFIFO3 size. See RFT13, RFT03.
RADD3	6	rw	<b>Receive Address Pushed to RFIFO3</b> If this bit is set, the received HDLC channel 3 address information (1 or 2 bytes, depending on the address mode selected via MODE3.MDS03) is
			pushed to RFIFO3. This function is applicable in non-auto mode and transparent mode 1.
RCRC3	5	rw	Receive CRC ON/OFF - HDLC Channel 3 Only applicable in non-auto mode. If this bit is set, the received CRC checksum is written to RFIFO3 (CRC- ITU-T: 2 bytes). The checksum, consisting of the 2 last bytes in the received frame, is followed in the RFIFO3 by the status information byte (contents of register RSIS3). The received CRC checksum will additionally be checked for correctness. If non-auto mode is selected, the limits for "Valid Frame" check are modified.
XCRC3	4	rw	<b>Transmit CRC ON/OFF - HDLC Channel 3</b> If this bit is set, the CRC checksum will not be generated internally. It has to be written as the last two bytes in the transmit FIFO (XFIFO3). The transmitted frame is closed automatically with a closing flag.
ITF3	3	rw	Interframe Time Fill - HDLC Channel 3Determines the idle (= no data to be sent) state of the transmit datacoming from the signaling controller. $0_B$ , Continuous logical "1" is output $1_B$ , Continuous flag sequences are output ("01111110" bit patterns)
XMFA3	2	rw	<ul> <li>Transmit Multiframe Aligned - HDLC Channel 3</li> <li>Determines the synchronization between the framer and the corresponding signaling controller.</li> <li>0<sub>B</sub> , The contents of the XFIFO3 is transmitted without multiframe alignment.</li> <li>1<sub>B</sub> , The contents of the XFIFO3 is transmitted multiframe aligned.</li> </ul>



Field	Bits	Туре	Description
RFT13	1	rw	RFIFO3 Threshold Level - HDLC Channel 3
RFT03	0		The size of the accessible part of RFIFO3 can be determined by programming these bits together with the bit RFT23. The number of valid bytes after an RPF interrupt is given in the following overview. The value of RFT(2:0)3 can be changed dynamically if reception is not running or after the current data block has been read, but before the command CMDR4.RMC3 is issued (interrupt controlled data transfer). $00_B$ , 32 bytes (default value) $01_B$ , 16 bytes $10_B$ , 4 bytes $11_B$ , 2 bytes $11_B$ , 64 bytes



# **Common Configuration Register 5**

Note: These bits are only valid, if SS7 mode of HDLC channel 1 is selected by the register bits MODE.MDS(3:0).

CCR5_E Common Co	nfiguration Re	egister 5		fset 8D <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
Res	CSF2	SUET	CSF	AFX	Res	CR	Res
	rw	rw	rw	rw		rw	

Field	Bits	Туре	Description
CSF2	6	rw	Compare Status Field-Mode 2
			$0_{\rm B}$ , Compare disabled $1_{\rm B}$ , Compare enabled
SUET	5	rw	$\begin{array}{c c} \textbf{Signaling Unit Error Threshold} \\ \text{Defines the number of signaling units received in error that will cause an error rate high indication (ISR1.SUEX), see Chapter 4.3.2. \\ \textbf{0}_{B}  , \text{Threshold 64 errored signaling units} \\ \textbf{1}_{B}  , \text{Threshold 32 errored signaling units} \end{array}$
CSF	4	rw	$\begin{array}{c} \textbf{Compare Status Field} \\ \text{If the status fields of consecutive LSSUs are equal, only the first is stored} \\ \text{and every following is ignored, see Chapter 4.3.2.} \\ \textbf{0}_{B}  , \text{Compare disabled.} \\ \textbf{1}_{B}  , \text{Compare enabled.} \end{array}$
AFX	3	rw	$\begin{array}{l} \textbf{Automatic FISU Transmission} \\ \text{After the contents of the transmit FIFO (XFIFO) has been transmitted} \\ \text{completely, FISUs are transmitted automatically. These FISUs contain} \\ \text{the FSN and BSO of the last transmitted signaling unit.} \\ \textbf{0}_{B}  , \text{Automatic FISU transmission disabled.} \\ \textbf{1}_{B}  , \text{Automatic FISU transmission enabled.} \end{array}$
CR	1	rw	Command Response HDLC Channel 1 $0_B$ , CR bit = '0'. $1_B$ , CR bit = '1'.



# E1 RegistersMode Register 2

# Mode Register 2

MODE2_E Mode Register 2					fset BE <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
		MDS2	1	Res	HRAC2	DIV2	HDLCI2	TSFL2
		rw			rw	rw	rw	rw

Field	Bits	Туре	Description				
MDS2	7:5	rw	Mode Select - HDLC Channel 2The operating mode of the HDLC controller is selected. $000_B$ , Reserved $001_B$ , Reserved $010_B$ , One-byte address comparison mode (RAL1, 2) $011_B$ , Two-byte address comparison mode (RAH1, 2 and RAL1, 2) $100_B$ , No address comparison $101_B$ , One-byte address comparison mode (RAH1, 2) $100_B$ , No enduces comparison $101_B$ , One-byte address comparison mode (RAH1, 2) $110_B$ , Reserved $111_B$ , No HDLC framing mode 1				
HRAC2	3	rw	Receiver Active - HDLC Channel 2Switches the HDLC receiver to operational or inoperational state. $0_B$ , Receiver inactive $1_B$ , Receiver active				
DIV2	2	rw	Data Inversion - HDLC Channel 2Setting this bit will invert the internal generated HDLC data stream. $0_B$ , Normal operation, HDLC data stream not inverted $1_B$ , HDLC data stream inverted				
HDLCI2	1	rw	Inverse HDLC Operation Selection for HDLC Channel 2Setting this bit will switch the HDLC controller to the system side. $0_B$ , HDLC protocol is sent and received on line side. $1_B$ , HDLC protocol is sent and received on system side.				
TSFL2	0	rw	<ul> <li>Enable Shared Flags in Transmit Direction for HDLC Channel 2</li> <li>Note: In receive direction shared flag is detected automatically.</li> <li>0<sub>B</sub> , Both, an opening and a closing flag (7EH) are transmitted for each HDLC frame (normal operation).</li> <li>1<sub>B</sub> , The closing flag (7EH) of a previously transmitted frame simultaneously becomes the opening flag of the following frame if there is one to be transmitted.</li> </ul>				



# E1 RegistersMode Register 3

# Mode Register 3

MODE3_E Mode Register 3					fset 8F <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
		MDS3	1	Res	HRAC3	DIV3	HDLC13	TSFL3
		rw			rw	rw	rw	rw

Field	Bits	Туре	Description
MDS3	7:5	rw	Mode Select - HDLC Channel 3The operating mode of the HDLC controller is selected. $000_B$ , Reserved $001_B$ , Reserved $010_B$ , One-byte address comparison mode (RAL1, 2) $011_B$ , Two-byte address comparison mode (RAH1, 2 and RAL1, 2) $100_B$ , No address comparison $101_B$ , One-byte address comparison mode (RAH1, 2) $100_B$ , No enduces comparison $101_B$ , One-byte address comparison mode (RAH1, 2) $110_B$ , Reserved $111_B$ , No HDLC framing mode 1
HRAC3	3	rw	Receiver Active - HDLC Channel 3Switches the HDLC receiver to operational or inoperational state. $0_B$ , Receiver inactive $1_B$ , Receiver active
DIV3	2	rw	Data Inversion - HDLC Channel 3Setting this bit will invert the internal generated HDLC data stream. $0_B$ , Normal operation, HDLC data stream not inverted $1_B$ , HDLC data stream inverted
HDLCI3	1	rw	Inverse HDLC Operation Selection for HDLC Channel 3Setting this bit will switch the HDLC controller to the system side. $0_B$ , HDLC protocol is sent and received on line side. $1_B$ , HDLC protocol is sent and received on system side.
TSFL3	0	rw	<ul> <li>Enable Shared Flags in Transmit Direction for HDLC Channel 3</li> <li>Note: In receive direction shared flag is detected automatically.</li> <li>0<sub>B</sub> , Both, an opening and a closing flag (7EH) are transmitted for each HDLC frame (normal operation).</li> <li>1<sub>B</sub> , The closing flag (7EH) of a previously transmitted frame simultaneously becomes the opening flag of the following frame if there is one to be transmitted.</li> </ul>



# Global Clock Mode Register 1

GCM1_E Global Clock Mode Register 1				fset 92 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0		
PHD_E1									
	rw								

Field	Bits	Туре	Description
PHD_E1	7:0	rw	Frequency Adjust for E1 (lower 8 bits, for highest 4 bits see GCM2)
			For details see calculation formulas in register <b>GCM6_E</b> and <b>Table 90</b> .



# **Global Clock Mode Register 2**

GCM2_E Global Clock Mode Register 2			Off 009	set 93 <sub>H</sub>			Reset Value 10 <sub>H</sub>
7	6	5	4	3	2	1	0
PHSDEM	PHSDIR	PHSDS	S VFREQ_E		PHD	_E1	1
rw	rw	rw	rw		n	N	
Field	Bits	Туре	Description				

PHSDEM	7	rw	RX Phase Decoder Demand
			0 <sub>B</sub> , default operation 1 <sub>B</sub> , see formulas in <b>GCM6_E</b> .
PHSDIR	6	rw	RX Phase Decoder Direction
			$0_B$ , default operation $1_B$ , see formulas in <b>GCM6_E</b> .
PHSDS	5	rw	RX Phase Decoder Switch
			$0_B$ , default operation $1_B$ , see formulas in GCM6_E.
VFREQ_EN	4	rw	Variable Frequency Enable If "fixed mode" mode is selected the clock frequency at the pin MCLK must be 2.048 for E1 or 1.544 MHz for T1/J1 respectively. The setting of the whole clock mode is done automatically: Register bits of GCM1, GCM2.PHSDEM, PHDIR, PHSDS, PHD_E1 and GCM3 to GCM8 are unused. If "fixed mode" mode is selected and the SPI- or SCI-interface is used as controller interface, the pinstrapping values at D(15:5) are also not used. See also Chapter 3.4.6.
			Note: If "fixed mode " is enabled all of the eight ports must work in the same mode, either in T1 or in E1 mode. A switching between E1 and T1 modes causes a reset of the whole clock system. If "fixed mode" is disabled a switching between E1 and T1 mode (which can be done in this case individually for every port) does not cause reset of the whole clock system.
			<ul> <li>0<sub>B</sub> , Fixed clock frequency of 2.048 (E1) or 1.544 MHz (T1/J1)</li> <li>1<sub>B</sub> , Variable master clock frequency (normal operation, operation after reset)</li> </ul>



Field	Bits	Туре	Description
PHD_E1	3:0	rw	<b>Frequency Adjust for E1 (highest 4 bits, for lower 8 bits see GCM1)</b> The 12 bit frequency adjust value is in the decimal range of -2048 to +2047. Negative values are represented in 2s-complement format. For details see calculation formulas in register <b>GCM6_E</b> and <b>Table 90</b> . 10000000000 <sub>B</sub> , -2048
			<sub>В</sub> , 00000000000 <sub>В</sub> , 0
			<sub>В</sub> , 01111111111 <sub>В</sub> , +2047



# **Global Clock Mode Register 3**

GCM3_E Global Clock Mode Register 3			Off 009				Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0		
	PHD_T1								
	/ /								

Field	Bits	Туре	Description
PHD_T1	7:0	rw	<b>Frequency Adjust for T1 (lower 8 bits, for highest 4 bits see GCM4)</b> The 12 bit frequency adjust value is in the decimal range of -2048 to +2047. Negative values are represented in 2s-complement format. For details see calculation formulas in register <b>GCM6_E</b> and <b>Table 90</b> . 10000000000 <sub>B</sub> , -2048
			<sub>В</sub> , 00000000000 <sub>В</sub> , 0
			<sub>В</sub> , 01111111111 <sub>В</sub> , +2047



# **Global Clock Mode Register 4**

GCM4_E Global Clock Mode Register 4				set 95 <sub>H</sub>		Reset Value 00 <sub>H</sub>	
7	6	5	4	3	2	1	0
DVM_T1			Res		PHE	D_T1	
rw					r	w	

Field	Bits	Туре	Description
DVM_T1	7:5	rw	Divider Mode for T1
			This bits can be write and read to be software compatible to QuadFALC®, but has no influence on the clock system
PHD_T1	3:0	rw	Frequency Adjust for T1 (highest 4 bits, for lower 8 bits see GCM3)The 12 bit frequency adjust value is in the decimal range of -2048 to+2047. Negative values are represented in 2s-complement format. Fordetails see calculation formulas in register GCM6_E and Table 90.1000000000000, -2048



#### **Global Clock Mode Register 5**

Note: Write operations to GCM5 and GCM6 initiate a PLL reset if the asynchronous interface is selected (IM(1:0) = Ox') and if the "flexible master clocking mode" is selected (GCM2.VFREQ\_EN = '1'), see Chapter 3.4.6.1.

GCM5_E Global Clock Mode Register 5			Offset 0096 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0	
MCLK_LO W	Res			1	PLL_M	1	1	
rw					rw			

Field	Bits	Туре	Description
MCLK_LOW	7	rw	Master Clock Range Low This bit can be write and read to be software compatible to QuadFALC®, but has no influence on the clock system.
PLL_M	4:0	rw	PLL Dividing Factor MFor details see calculation formulas in register GCM6_E and Table 90. $00001_B$ , 1



#### **Global Clock Mode Register 6**

Note: Write operations to GCM5 and GCM6 initiate a PLL reset if the asynchronous interface is selected (IM(1:0) = '0x') and if the "flexible master clocking mode" is selected (GCM2.VFREQ\_EN = '1'), see **Chapter 3.4.6.1**.

GCM6_E Global Clock Mode Register 6				Offset 0097 <sub>н</sub>			Reset Value 00 <sub>H</sub>		
Г	7	6	5	4	3	2	1	0	
		Res				PLL_N			
		1	1	1	1	rw			

Field	Bits	Туре	Description
PLL_N	4:0	rw	PLL Dividing Factor N For details see calculation formulas in register GCM6_E and Table 90. $000001_{B}$ , 1

#### Flexible Clock Mode Settings:

If "flexible master clock mode" is used (VFREQ\_EN = '1'), the according register settings can be calculated as follows (a windows-based program for automatic calculation is available, see **Chapter 13.3**. For some of the standard frequencies see the table below.

**1.** The master clock MCLK must be in the following frequency range:

 $1.02 \text{ MHz} \le f_{\text{MCLK}} \le 20 \text{ MHz}$ 

**2.** Generally the PLL of the master clocking unit includes an input divider with a dividing factor PLL\_M +1 and a feedback divider with a dividing factor  $4 \times (PLL_N +1)$ . So it generates a clock  $f_{PLL}$  of about

 $f_{PLL} = f_{MCLK} x 4 x (PLL_N +1) / (PLL_M +1)$ .

**3.** The selection of PLL\_N and PLL\_M must be done in the following way:

The PLL frequency  $f_{PLL}$  must be in the following range:

200 MHz  $\leq f_{PLL} \leq$  300 MHz.

The combinations of the values PLL\_M and PLL\_M must fulfill the equations:

2 MHz  $\leq$  f<sub>MCLK</sub> / (PLL\_M +1)  $\leq$  6 MHz , if PLL\_N is in the range 25 to 63.

5 MHz  $\leq$  f<sub>MCLK</sub> / (PLL\_M +1)  $\leq$  15 MHz , if PLL\_N is in the range 1 to 24.

**4.** The selection of PHSN\_E1 and PHSX\_E1 must be done in such a manner that the frequency for the receiver  $f_{RX E1}$  has nearly the value 16 x  $f_{DATA E1}$  x (1 + 100ppm) = 32.7713 MHz:

 $f_{RX\_E1} = f_{PLL} / \{PHSN\_E1 + (PHSX\_E1 / 6)\}$ .

GCM2.PHSDEM, GCM2.PHSDIR, GCM2.PHSDS, PC5.PHDSX and PC5.PHDSR must be left to '0'

**5.** To bring the "characteristic E1 frequency"  $f_{outE1}$  exact to 16 x  $f_{DATA_E1}$  = 32.7680 MHz a correction value PHD\_E1 is necessary:

 $PHD_E1 = round (12288 x \{ [PHSN_E1 + (PHSX_E1 / 6)] - [ f_{pll} / (16 x f_{DATA_E1})] \} ).$ 

Example:  $f_{MCLK}$  = 2.048 MHz



# PLL\_N = 33; PLL\_M = 0 : $f_{PLL}$ = 278.528 MHz

PHSN\_E1 = 8; PHSN\_E1 = 2:  $f_{RX_{E1}}$  = 33.42 MHz

PHD\_E1 = -2048: f<sub>outE1</sub> = 32.768 MHz

#### Table 90 Clock Mode Register Settings for E1 or T1/J1

fMCLK [MHz]	GCM1	GCM2	GCM3	GCM4	GCM5	GCM6	GCM7	GCM8
1.5440	F0 <sub>H</sub>	19 <sub>H</sub>	00 <sub>H</sub>	08 <sub>H</sub>	00 <sub>H</sub>	2B <sub>H</sub>	98 <sub>H</sub>	DA <sub>H</sub>
2.0480	00 <sub>H</sub>	18 <sub>H</sub>	D2 <sub>H</sub>	0A <sub>H</sub>	00 <sub>H</sub>	21 <sub>H</sub>	A8 <sub>H</sub>	9B <sub>H</sub>
8.1920	00 <sub>H</sub>	18 <sub>H</sub>	D2 <sub>H</sub>	0A <sub>H</sub>	03 <sub>H</sub>	21 <sub>H</sub>	A8 <sub>H</sub>	9B <sub>H</sub>
12.3520	F0 <sub>H</sub>	19 <sub>H</sub>	00 <sub>H</sub>	08 <sub>H</sub>	07 <sub>H</sub>	2B <sub>H</sub>	98 <sub>H</sub>	DA <sub>H</sub>
16.3840	00 <sub>H</sub>	18 <sub>H</sub>	D2 <sub>H</sub>	0A <sub>H</sub>	07 <sub>H</sub>	21 <sub>H</sub>	A8 <sub>H</sub>	9B <sub>H</sub>



# **Global Clock Mode Register 7**

GCM7_E Global Clock Mode Register 7				fset 98 <sub>H</sub>			Reset Value 80 <sub>H</sub>
7	6	5	4	3	2	1	0
1		PHSX_E1	1		PHS	N_E1	
r		rw			r	N	

Field	Bits	Туре	Description
1	7	r	Fixed '1'
PHSX_E1	6:4	rw	Frequency Adjustment value E1 For details see calculation formulas in register GCM6_E and Table 90. $000_B$ , 0
			<sub>B</sub> , 101 <sub>B</sub> , 5
PHSN_E1	3:0	rw	Frequency Adjustment value E1 For details see calculation formulas in register GCM6_E and Table 90. $0001_B$ , 1 B, , 1111 <sub>B</sub> , 15



# **Global Clock Mode Register 7**

GCM8_E Global Clock	Mode Regist	ter 7		fset 99 <sub>H</sub>			Reset Value 80 <sub>H</sub>
7	6	5	4	3	2	1	0
1		PHSX_T1			PHS	N_T1	
r		rw	1	1	r	N	

Field	Bits	Туре	Description
1	7	r	Fixed '1'
PHSX_T1	6:4	rw	Frequency Adjustment value T1
			For details see calculation formulas in register GCM6_E and Table 90. $000_B$ , 0
			<sub>B</sub> , 101 <sub>B</sub> , 5
PHSN_T1	3:0	rw	Frequency Adjustment value T1
			For details see calculation formulas in register <b>GCM6_E</b> and <b>Table 90</b> .
			0001 <sub>B</sub> , 1
			в,
			1111 <sub>B</sub> , 15



#### E1 RegistersTransmit FIFO 2 Lower Byte

### **Transmit FIFO 2 Lower Byte**

Writing data to XFIFO of HDLC channel 2 can be done in 8-bit (byte) or 16-bit (word) access. The LSB is transmitted first. Up to 32 bytes/16 words of transmit data can be written to the XFIFO following a XPR interrupt.

XFIFO2L_E Transmit FIF	O 2 Lower By	te		iset 9C <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
XF7	XF6	XF5	XF4	XF3	XF2	XF1	XF0
w	w	W	w	W	W	W	w

Field	Bits	Туре	Description
XF7	7	w	Transmit FIFO HDLC Channel 2
XF6	6	w	
XF5	5	w	
XF4	4	w	
XF3	3	w	
XF2	2	w	
XF1	1	w	
XF0	0	w	



## E1 RegistersTransmit FIFO 2 Higher Byte

## Transmit FIFO 2 Higher Byte

XFIFO2H_E Transmit FIF	O 2 Higher By	vte		fset 9D <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
XF15	XF14	XF13	XF12	XF11	XF10	XF9	XF8
W	W	w	w	w	w	w	W

Field	Bits	Туре	Description
XF15	7	w	Transmit FIFO for HDLC Channel 2
XF14	6	w	The function is equivalent to XFIFO2L.
XF13	5	W	
XF12	4	W	
XF11	3	w	
XF10	2	w	
XF9	1	W	
XF8	0	w	



## E1 RegistersTransmit FIFO 3 Lower Byte

# Transmit FIFO 3 Lower Byte

	(FIFO3L_E Fransmit FIF	O 3 Lower By	te		fset 9E <sub>H</sub>			Reset Value 00 <sub>H</sub>
Г	7	6	5	4	3	2	1	0
	XF7	XF6	XF5	XF4	XF3	XF2	XF1	XF0
	W	W	W	W	w	W	W	W

Field	Bits	Туре	Description
XF7	7	w	Transmit FIFO for HDLC Channel 3
XF6	6	W	The function is equivalent to XFIFO2L.
XF5	5	w	
XF4	4	W	
XF3	3	W	
XF2	2	w	
XF1	1	W	
XF0	0	w	



## E1 RegistersTransmit FIFO 3 Higher Byte

## Transmit FIFO 3 Higher Byte

XFIFO3H_E Transmit FIF	O 3 Higher By	/te		fset 9F <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
XF15	XF14	XF13	XF12	XF11	XF10	XF9	XF8
W	w	w	w	w	W	w	W

Field	Bits	Туре	Description
XF15	7	w	Transmit FIFO for HDLC Channel 3
XF14	6	w	The function is equivalent to XFIFO2H.
XF13	5	w	
XF12	4	w	
XF11	3	w	
XF10	2	w	
XF9	1	w	
XF8	0	w	



#### E1 RegistersTime Slot Even/Odd Select

### Time Slot Even/Odd Select

HDLC protocol data can be sent in even, odd or both frames of a multiframe. Even frames are frame number 2, 4, and so on, odd frames are frame number 1, 3, and so on. The selection refers to receive and transmit direction as well. Each multiframe starts with an odd frame and ends with an even frame. By default all frames are used for HDLC reception and transmission.

Note: The different HDLC channels have to be configured to use different time slots, bit positions or frames.

TSEO_E Time Slot Even/Odd Select				fset A0 <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
R	es	EC	)3	E	02	E	01
		rv	v	r	w	r	W

Field	Bits	Туре	Description
EO3	5:4	rw	$\begin{array}{c} \mbox{Even/Odd frame selection HDLC Channel 3} \\ \mbox{Channel 3 HDLC protocol data can be sent in even, odd or both frames} \\ \mbox{of a multiframe.} \\ \mbox{O0}_{B} \ , \mbox{Even and odd frames} \\ \mbox{O1}_{B} \ , \mbox{Odd frames only} \\ \mbox{10}_{B} \ , \mbox{Even frames only} \\ \mbox{11}_{B} \ , \mbox{Undefined} \end{array}$
EO2	3:2	rw	$\begin{array}{c} \mbox{Even/Odd frame selection HDLC Channel 2} \\ \mbox{Channel 2 HDLC protocol data can be sent in even, odd or both frames of a multiframe.} \\ \mbox{O0}_{B} \ , \mbox{Even and odd frames} \\ \mbox{O1}_{B} \ , \mbox{Odd frames only} \\ \mbox{10}_{B} \ , \mbox{Even frames only} \\ \mbox{11}_{B} \ , \mbox{Undefined} \end{array}$
EO1	1:0	rw	$\begin{array}{c} \mbox{Even/Odd frame selection HDLC Channel 1} \\ \mbox{Channel 1 HDLC protocol data can be sent in even, odd or both frames of a multiframe.} \\ \mbox{O0}_{B} \ , \mbox{Even and odd frames} \\ \mbox{O1}_{B} \ , \mbox{Odd frames only} \\ \mbox{10}_{B} \ , \mbox{Even frames only} \\ \mbox{11}_{B} \ , \mbox{Undefined} \end{array}$



## E1 RegistersTime Slot Bit Select 1

### **Time Slot Bit Select 1**

TSBS1_E Time Slot Bit Select 1				รset A1 <sub>H</sub>			Reset Value FF <sub>H</sub>
7	6	5	4	3	2	1	0
	L	11	TS	B1	11		
			r	w			

Field	Bits	Туре	Description
TSB1	7:0	rw	<b>Time Slot Bit Selection - HDLC Channel 1</b> Only bits selected by this register are used for HDLC channel 1 in selected time slots. Time slot selection is done by setting the appropriate bits in registers TTR(4:1) and RTR(4:1) independently for receive and transmit direction. Bit selection is common to receive and transmit direction. By default all bit positions within the selected time slot(s) are enabled.
			<ul> <li>0<sub>B</sub> , Bit position x in selected time slot(s) is not used for HDLC channel 1 reception and transmission.</li> <li>1<sub>B</sub> , Bit position x in selected time slot(s) is used for HDLC channel 1 reception and transmission.</li> </ul>



## E1 RegistersTime Slot Bit Select 2

### **Time Slot Bit Select 2**

TSBS2_E Time Slot Bit	Select 2			ëset A2 <sub>H</sub>			Reset Value FF <sub>H</sub>
7	7 6 5			3	2	1	0
	1	11	TS	B2	11		1
			r	w			

Field	Bits	Туре	Description
TSB2	7:0	rw	Time Slot Bit Selection - HDLC Channel 2Only bits selected by this register are used for HDLC channel 2 in selected time slots. Time slot selection is done by setting the appropriate bits in register TSS2. Bit selection is common to receive and transmit direction. By default all bit positions within the selected time slot are enabled. $0_B$ , Bit position x in selected time slot(s) is not used for HDLC channel 2 reception and transmission. $1_B$ , Bit position x in selected time slot(s) is used for HDLC channel 2
			$1_{\rm B}$ , Bit position x in selected time slot(s) is used for HDLC channel 2 reception and transmission.



## E1 RegistersTime Slot Bit Select 3

### **Time Slot Bit Select 3**

TSBS3_E Time Slot Bit	Select 3			iset A3 <sub>H</sub>			Reset Value FF <sub>H</sub>
7	7 6 5			3	2	1	0
	1	11	TS	B3	11		1
			r	w			

Field	Bits	Туре	Description
TSB3	7:0	rw	<ul> <li>Time Slot Bit Selection - HDLC Channel 3         Only bits selected by this register are used for HDLC channel 3 in selected time slots. Time slot selection is done by setting the appropriate bits in register TSS3. Bit selection is common to receive and transmit direction. By default all bit positions within the selected time slot are enabled.         O<sub>B</sub> , Bit position x in selected time slot(s) is not used for HDLC channel 3 reception and transmission.         1<sub>B</sub> , Bit position x in selected time slot(s) is used for HDLC channel 3 reception and transmission.     </li> </ul>



## E1 RegistersTime Slot Select 2

#### **Time Slot Select 2**

TSS2_E Time Slot Select 2		Offset xxA4 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0
	Res				TSS2		
	1	1			rw		

Field	Bits	Туре	Description			
TSS2	4:0	rw	Time Slot Selection Code - HDLC Channel 2Defines the time slot used by HDLC channel 2.Note: Different HDLC channels must use different time slots.			
			$00000_{\rm B}$ $$ , No time slot selected $00001_{\rm B}$ $$ , Time slot 1			
			<sub>в</sub> , 11111 <sub>в</sub> , Time slot 31			



## E1 RegistersTime Slot Select 3

#### **Time Slot Select 3**

TSS3_E Time Slot Select 3		Offset xxA5 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0
	Res				TSB3	1	
	1	1	<u> </u>		rw		11

Field	Bits	Туре	Description		
TSB3	33 4:0 rv		Time Slot Selection Code - HDLC Channel 3Defines the time slot used by HDLC channel 3.Note: Different HDLC channels must use different time slots.		
			$00000_{B}^{}$ , No time slot selected $00001_{B}^{}$ , Time slot 1		
			<sub>в</sub> , 11111 <sub>в</sub> , Time slot 31		



## E1 RegistersGlobal Interrupt Mask Register

## Global Interrupt Mask Register

GIMR_E Global Interrupt Mask Register		ister		iset A7 <sub>H</sub>			Reset Value FF <sub>H</sub>	
7	6	5	4	3	2	1	0	
		Res			PLIL	Res	PLLL	
		11		I	rw		rw	

Field	Bits	Туре	Description		
PLLL	0	rw	PLL Locked Interrupt Mask		
			$0_{B}$ , GIS2.PLLLC is enabled. $1_{B}$ , GIS2.PLLLC is disabled.		



## E1 RegistersTest Pattern Control Register 0

## **Test Pattern Control Register 0**

See Chapter 4.7.1.

TPC0_E Test Pattern Control Register 0			Offset xxA8 <sub>H</sub>			Reset Value 00 <sub>H</sub>	
7	6	5	4	3	2	1	0
Res	FRA	PF	RP	PI	RM	F	Res
	rw	n	N	r	W		<u>.</u>

Field	Bits	Туре	Description
FRA	6	rw	Framed/Unframed Selection
			<ul> <li>0<sub>B</sub> , PRBS is generated/monitored unframed. Framing information is overwritten by the generator.</li> <li>1<sub>B</sub> , PRBS is generated/monitored framed. Time slot 0 is not overwritten by the generator and not observed by the monitor.</li> </ul>
PRP	5:4	rw	PRBS Pattern Selection
			00 <sub>B</sub> , PRBS11 pattern. 01 <sub>B</sub> , PRBS15 pattern. 10 <sub>B</sub> , PRBS20 pattern. 11 <sub>B</sub> , PRBS23 pattern.
PRM	3:2	rw	PRBS Mode Selection
			$00_B$ , PRBS controlled by LCR1 and TPC0.FRA. $01_B$ , n x 64 kbit/s PRBS. $10_B$ , reserved. $11_B$ , n x 56 kbit/s PRBS.



#### E1 RegistersTX Pulse Template Register 1

#### **TX Pulse Template Register 1**

See **Chapter 3.7.5** and **Chapter 3.7.5.2**. This register contains the transmit amplitude of the 1st 1/16 of the transmit pulse. The contents of this register is ignored unless bit XPM2.XPDIS is set. By default, the values programmed in XPM0 to XPM2 are used to control the transmit pulse template.

XP1_E X Pulse Ten	nplate Regist	er 1		fset C1 <sub>H</sub>			Reset Value 38 <sub>H</sub>
 7	6	5	4	3	2	1	0
Res				TXP1			
	1		1	rw	1		•

Field	Bits	Туре	Description
TXP1	6:0	rw	Transmit Pulse Amplitude Two's Complement number of pulse amplitude, see Table 25 and Table 26

#### **Similar Registers**

Registers TXP1to TXP16 have the same description and layout. Every register TXPn defines the amplitude of the part n of 16 of the transmit pulse. An overview is given is the next table.

Note that the reset values of the registers TXP1 to TXP8 are '38<sub>H</sub>', that of the registers TXP9 to TXP16 are '00<sub>H</sub>'.

Table 91 TAP Overview	Table 91	TXP Overview
-----------------------	----------	--------------

Register Short Name	Register Long Name	Offset Address	Page Number
TXP2	TX Pulse Template Register 2	C2 <sub>H</sub>	
TXP3	TX Pulse Template Register 3	C3 <sub>H</sub>	
TXP4	TX Pulse Template Register 4	C4 <sub>H</sub>	
TXP5	TX Pulse Template Register 5	C5 <sub>H</sub>	
TXP6	TX Pulse Template Register 6	C6 <sub>H</sub>	
TXP7	TX Pulse Template Register 7	C7 <sub>H</sub>	
TXP8	TX Pulse Template Register 8	C8 <sub>H</sub>	
TXP9	TX Pulse Template Register 9	C9 <sub>H</sub>	
TXP10	TX Pulse Template Register 10	CA <sub>H</sub>	
TXP11	TX Pulse Template Register 11	CB <sub>H</sub>	
TXP12	TX Pulse Template Register 12	CC <sub>H</sub>	
TXP13	TX Pulse Template Register 13	CD <sub>H</sub>	
TXP14	TX Pulse Template Register 14	CE <sub>H</sub>	
TXP15	TX Pulse Template Register 15	CF <sub>H</sub>	
TXP16	TX Pulse Template Register 16	D0 <sub>H</sub>	



### **Global Port Configuration Register 3**

This register is only valid if COMP = '0' For COMP = '1' selection of source is not possible, always sourced by same channel. See **Chapter 3.6**.

	GPC3_E Global Port C	configuration	Register 3		fset D3 <sub>H</sub>			Reset Value 21 <sub>H</sub>
F	7	6	5	4	3	2	1	0
	Res		R3S		Res		R2S	
-			rw				rw	

Field	Bits	Туре	Description
R3S	6:4	rw	RCLK3 Source Selection
			000 <sub>B</sub> ,RCLK3 sourced by channel 1.
			001 <sub>B</sub> , RCLK3 sourced by channel 2.
			010 <sub>B</sub> , RCLK3 sourced by channel 3.
			011 <sub>B</sub> , RCLK3 sourced by channel 4.
			100 <sub>B</sub> , RCLK3 sourced by channel 5.
			101 <sub>B</sub> , RCLK3 sourced by channel 6.
			110 <sub>B</sub> , RCLK3 sourced by channel 7.
			111 <sub>B</sub> , RCLK3 sourced by channel 8.
R2S	2:0	rw	RCLK2 Source Selection
			000 <sub>B</sub> , RCLK2 sourced by channel 1.
			001 <sub>B</sub> , RCLK2 sourced by channel 2.
			010 <sub>B</sub> , RCLK2 sourced by channel 3.
			011 <sub>B</sub> , RCLK2 sourced by channel 4.
			100 <sub>B</sub> , RCLK2 sourced by channel 5.
			101 <sub>B</sub> , RCLK2 sourced by channel 6.
			110 <sub>B</sub> , RCLK2 sourced by channel 7.
			111 <sub>B</sub> , RCLK2 sourced by channel 8.



### **Global Port Configuration Register 4**

This register is only valid if COMP = '0'. For COMP = '1' selection of source is not possible, always sourced by same channel. See **Chapter 3.6**.

PC4_E lobal Port C	configuration	Register 4		fset D4 <sub>H</sub>			Reset Value 43 <sub>H</sub>
 7	6	5	4	3	2	1	0
Res		R5S		Res		R4S	
		rw				rw	

Field	Bits	Туре	Description
R5S	6:4	rw	RCLK5 Source Selection
			000 <sub>B</sub> , RCLK5 sourced by channel 1.
			001 <sub>B</sub> , RCLK5 sourced by channel 2.
			010 <sub>B</sub> , RCLK5 sourced by channel 3.
			011 <sub>B</sub> , RCLK5 sourced by channel 4.
			100 <sub>B</sub> , RCLK5 sourced by channel 5.
			101 <sub>B</sub> , RCLK5 sourced by channel 6.
			110 <sub>B</sub> , RCLK5 sourced by channel 7.
			111 <sub>B</sub> , RCLK5 sourced by channel 8.
R4S	2:0	rw	RCLK4 Source Selection
			000 <sub>B</sub> , RCLK4 sourced by channel 1.
			001 <sub>B</sub> , RCLK4 sourced by channel 2.
			010 <sub>B</sub> , RCLK4 sourced by channel 3.
			011 <sub>B</sub> , RCLK4 sourced by channel 4.
			100 <sub>B</sub> , RCLK4 sourced by channel 5.
			101 <sub>B</sub> , RCLK4 sourced by channel 6.
			110 <sub>B</sub> , RCLK4 sourced by channel 7.
			111 <sub>B</sub> , RCLK4 sourced by channel 8.



### **Global Port Configuration Register 5**

This register is only valid if COMP = '0'. For COMP = '1' selection of source is not possible, always sourced by same channel. See **Chapter 3.6**.

	GPC5_E Global Port C	onfiguration	Register 5		fset D5 <sub>H</sub>			Reset Value 65 <sub>H</sub>
1	7	6	5	4	3	2	1	0
	Res		R7S		Res		R6S	
			rw		I		rw	

Field	Bits	Туре	Description
R7S	6:4	rw	RCLK7 Source Selection
			000 <sub>B</sub> , RCLK7 sourced by channel 1.
			001 <sub>B</sub> , RCLK7 sourced by channel 2.
			010 <sub>B</sub> , RCLK7 sourced by channel 3.
			011 <sub>B</sub> , RCLK7 sourced by channel 4.
			100 <sub>B</sub> , RCLK7 sourced by channel 5.
			101 <sub>B</sub> , RCLK7 sourced by channel 6.
			110 <sub>B</sub> , RCLK7 sourced by channel 7.
			111 <sub>B</sub> , RCLK7 sourced by channel 8.
R6S	2:0	rw	RCLK6 Source Selection
			000 <sub>B</sub> , RCLK6 sourced by channel 1.
			001 <sub>B</sub> , RCLK6 sourced by channel 2.
			010 <sub>B</sub> , RCLK6 sourced by channel 3.
			011 <sub>B</sub> , RCLK6 sourced by channel 4.
			100 <sub>B</sub> , RCLK6 sourced by channel 5.
			101 <sub>B</sub> , RCLK6 sourced by channel 6.
			110 <sub>B</sub> , RCLK6 sourced by channel 7.
			111 <sub>B</sub> , RCLK6 sourced by channel 8.



### **Global Port Configuration Register 6**

This register is only valid if COMP = '0'. (For COMP = '1' selection of source is not possible, always sourced by same channel).

GPC6_E Global Port (	Configuration	Register 6		fset D6 <sub>H</sub>			Reset Value 07 <sub>H</sub>
7	6	5	4	3	2	1	0
	Res		SSI16	Res		R8S	
			rw	•	·	rw	

Field	Bits	Туре	Description
SSI16	4	rw	System Interface Multiplex Mode 16 Mbit/s See Chapter 4.6.1.
			Note: System data rate must be set to 16Mbit/s by SIC1.SSD(1:0) = '11B'.
			$0_B$ , QuadFALC® compatible multiplexed modes selected.
			1 <sub>B</sub> , 16 Mbit/s, 8-to-1 multiplex system mode selected.
R8S	2:0	rw	RCLK8 Source Selection
			See Chapter 3.6.
			000 <sub>B</sub> , RCLK8 sourced by channel 1.
			001 <sub>B</sub> , RCLK8 sourced by channel 2.
			010 <sub>B</sub> , RCLK8 sourced by channel 3.
			011 <sub>B</sub> , RCLK8 sourced by channel 4.
			100 <sub>B</sub> , RCLK8 sourced by channel 5.
			101 <sub>B</sub> , RCLK8 sourced by channel 6.
			110 <sub>B</sub> , RCLK8 sourced by channel 7.
			111 <sub>B</sub> , RCLK8 sourced by channel 8.



## E1 RegistersIn-Band Loop Detection Time Register

## In-Band Loop Detection Time Register

INBLDTR_E In-Band Loop Detection Time Register					ffset 0D7 <sub>Н</sub>			Reset Value 00 <sub>H</sub>
F	7	6	5	4	3	2	1	0
	Res <b>INBLDR</b>		LDR	R	les	INB	LDT	
_			n	N	·		r	W

Field	Bits	Туре	Description
INBLDR	5:4	rw	In-Band Loop Detection Time for Line Side
			See Chapter 4.5.6
			00 <sub>B</sub> , at least 16 consecutive "In-band loop sequences" must be valid to perform automatic loop switching.
			01 <sub>B</sub> , at least 32 consecutive "In-band loop sequences" must be valid to perform automatic loop switching.
			10 <sub>B</sub> , "In-band loop sequences" must be valid for at least 4 seconds to perform automatic loop switching.
			$11_{B}$ , "In-band loop sequences" must be valid for at least 5 seconds to
			perform automatic loop switching.
INBLDT	1:0	rw	In-Band Loop Detection Time for System Side
			See Chapter 4.5.6
			00 <sub>B</sub> , at least 16 consecutive "In-band loop sequences" must be valid to perform automatic loop switching.
			01 <sub>B</sub> , at least 32 consecutive "In-band loop sequences" must be valid to perform automatic loop switching.
			$10_{\rm B}$ , "In-band loop sequences" must be valid for at least 4 seconds to
			perform automatic loop switching.
			$11_{\rm B}$ , "In-band loop sequences" must be valid for at least 5 seconds to
			perform automatic loop switching.



### E1 RegistersAutomatic Loop Switching Register

### Automatic Loop Switching Register

Enabling of automatic loop switching by In-band loop codes, see **Chapter 4.5.6**, and enabling of automatic loop switching by Out-band loop codes (only in T1/J1 mode), see **Chapter 5.5.8**, is performed by this register.

ALS_E Automatic I	₋oop Switchinថ	g Register		fset D9 <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
	R	es	1	SOLS	LOLS	SILS	LILS
				rw	rw	rw	rw

Field	Bits	Туре	Description
SOLS	3	rw	<b>System Out-Band Loop Switching (Payload Loop)</b> This bit controls if automatic switching of payload loop will be done by Out-Band loop codes from the line or the system side.
			Note: Detection of BOM messages from the system side is only possible in "inverse configuration" of the HDLC/BOM controllers (MODE.HDLCI = ´1´). Generation of an interrupt when loop up or down code is detected can be selected by demasking (register IMR6).
			<ul> <li>0<sub>B</sub> , automatic out-band loop switching of payload is disabled (default).</li> <li>1<sub>B</sub> , automatic switching of payload loop by Out-Band loop codes (BOM messages) coming from the line side or system side is enabled if local loop is not active (LIM0.LL = '0'). Enabling is not recommended for "inverse configuration" of the HDLC/BOM controller.</li> </ul>
LOLS	2	rw	Line Out-Band Loop Switching (Remote Loop) This bit controls if automatic switching of remote loop will be done by Out- Band loop codes from the line or the system side.
			Note: Detection of BOM messages from the system side is only possible in "inverse configuration" of the HDLC/BOM controllers (MODE.HDLCI = ´1´). Generation of an interrupt when loop up or down code is detected can be selected by demasking (register IMR6).
			<ul> <li>0<sub>B</sub> , automatic out-band loop switching of remote loop is disabled (default).</li> <li>1<sub>B</sub> , automatic switching of remote loop by Out-Band loop codes (BOM messages) coming from the line side or the system side is enabled if local loop is not active (LIM0.LL = '0').</li> </ul>



## E1 RegistersAutomatic Loop Switching Register

Field	Bits	Туре	Description				
SILS	1	rw	System In-Band Loop Switching (Local Loop)This bit controls if automatic switching of the local loop will be done by In- Band loop codes from the system side, see Chapter 4.5.6. The necessary receiption time of In-band loop codes until an automatic loop switching is performed is configured by INBLDTR.INBLDT(1:0).Note: This feature is not described in E1/T1/J1 standards. Generation of an interrupt when loop up or down code is detected can be selected by demasking (register IMR6). Setting both, SILS and LILS to '1' is forbidden.				
			<ul> <li>0<sub>B</sub> , automatic switching of local loop ("on system side") is disabled (default).</li> <li>1<sub>B</sub> , automatic switching of local loop ("on system side") by In-band loop codes detected from the system side is enabled.</li> </ul>				
LILS	0	rw	Line In-Band Loop Switching (Remote Loop) This bit controls if automatic switching of the remote loop will be done by In-Band loop codes from the line side, see Chapter 4.5.6. The necessary receiption time of In-band loop codes until an automatic loop switching is performed is configured by INBLDTR.INBLDR(1:0).				
			Note: Generation of an interrupt when loop up or down code is detected can be selected by demasking (register IMR6). Setting both, SILS and LILS to ´1´ is forbidden.				
			<ul> <li>0<sub>B</sub> , automatic switching of remote loop ("on line side") is disabled (default).</li> <li>1<sub>B</sub> , automatic switching of remote loop ("on line side") by In-band loop codes detected from the line side is enabled if local loop is not activated by LIM0.LL = ´1´.</li> </ul>				



## PRBS Time Slot Register 1

Selects the used time slots for PRBS if TPC0.PRM is not '00b'. See Chapter 4.7.1

PRBSTS1_E PRBS Time Slot Register 1				fset DB <sub>H</sub>		Reset Va (		
7	6	5	4	3	2	1	0	
TS0	TS1	TS2	TS3	TS4	TS5	TS6	TS7	
rw	rw	rw	rw	rw	rw	rw	rw	

Field	Bits	Туре	Description
TS0	7	rw	PRBS Time Slot 0 Selection
			$0_B$ , no PRBS pattern in time slot 0. $1_B$ , pattern transmitted/received in time slot 0.
TS1	6	rw	PRBS Time Slot 1 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 1. $1_{\rm B}$ , pattern transmitted/received in time slot 1.
TS2	5	rw	PRBS Time Slot 2 Selection
			$0_B$ , no PRBS pattern in time slot 2. $1_B$ , pattern transmitted/received in time slot 2.
TS3	4	rw	PRBS Time Slot 3 Selection
			$0_B$ , no PRBS pattern in time slot 3. $1_B$ , pattern transmitted/received in time slot 3.
TS4	3	rw	PRBS Time Slot 4 Selection
			$0_B$ , no PRBS pattern in time slot 4. $1_B$ , pattern transmitted/received in time slot 4.
TS5	2	rw	PRBS Time Slot 5 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 5. $1_{\rm B}$ , pattern transmitted/received in time slot 5.
TS6	1	rw	PRBS Time Slot 6 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 6. $1_{\rm B}$ , pattern transmitted/received in time slot 6.
TS7	0	rw	PRBS Time Slot 7 Selection
			$0_B$ , no PRBS pattern in time slot 7. $1_B$ , pattern transmitted/received in time slot 7.



## PRBS Time Slot Register 2

Selects the used time slots for PRBS.

PRBSTS2_E PRBS Time Slot Register 2					fset DC <sub>H</sub>		Reset Valu 00		
	7	6	5	4	3	2	1	0	
	TS8	TS9	TS10	TS11	TS12	TS13	TS14	TS15	
	rw	rw	rw	rw	rw	rw	rw	rw	

Field	Bits	Туре	Description
TS8	7	rw	PRBS Time Slot 8 Selection
			0 <sub>B</sub> , no PRBS pattern in time slot 8. 1 <sub>B</sub> , pattern transmitted/received in time slot 8.
TS9	6	rw	PRBS Time Slot 9 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 9. $1_{\rm B}$ , pattern transmitted/received in time slot 9.
TS10	5	rw	PRBS Time Slot 10 Selection
			$0_B$ , no PRBS pattern in time slot 10. $1_B$ , pattern transmitted/received in time slot 10.
TS11	4	rw	PRBS Time Slot 11 Selection
			$0_B$ , no PRBS pattern in time slot 11. $1_B$ , pattern transmitted/received in time slot 11.
TS12	3	rw	PRBS Time Slot 12 Selection
			$0_B$ , no PRBS pattern in time slot 12. $1_B$ , pattern transmitted/received in time slot 12.
TS13	2	rw	PRBS Time Slot 13 Selection
			0 <sub>B</sub> , no PRBS pattern in time slot 13. 1 <sub>B</sub> , pattern transmitted/received in time slot 13.
TS14	1	rw	PRBS Time Slot 14 Selection
			$0_B$ , no PRBS pattern in time slot 14. $1_B$ , pattern transmitted/received in time slot 14.
TS15	0	rw	PRBS Time Slot 15 Selection
			$0_B$ , no PRBS pattern in time slot 15. $1_B$ , pattern transmitted/received in time slot 15.



## PRBS Time Slot Register 3

Selects the used time slots for PRBS.

PRBSTS3_E PRBS Time Slot Register 3					fset DD <sub>H</sub>		Reset Val 0		
	7	6	5	4	3	2	1	0	
	TS16	TS17	TS18	TS19	TS20	TS21	TS22	TS23	
	rw	rw	rw	rw	rw	rw	rw	rw	

Field	Bits	Туре	Description
TS16	7	rw	PRBS Time Slot 16 Selection
			<ul> <li>0<sub>B</sub> , no PRBS pattern in time slot 16.</li> <li>1<sub>B</sub> , pattern transmitted/received in time slot 16.</li> </ul>
TS17	6	rw	PRBS Time Slot 17 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 17.
			1 <sub>B</sub> , pattern transmitted/received in time slot 17.
TS18	5	rw	PRBS Time Slot 18 Selection
			0 <sub>B</sub> , no PRBS pattern in time slot 18.
			$1_{\rm B}$ , pattern transmitted/received in time slot 18.
TS19	4	rw	PRBS Time Slot 19 Selection
			0 <sub>B</sub> , no PRBS pattern in time slot 19.
			$1_{\rm B}$ , pattern transmitted/received in time slot 19.
TS20	3	rw	PRBS Time Slot 20 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 20.
			$1_{\rm B}$ , pattern transmitted/received in time slot 20.
TS21	2	rw	PRBS Time Slot 21 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 21.
			$1_{\rm B}$ , pattern transmitted/received in time slot 21.
TS22	1	rw	PRBS Time Slot 22 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 22.
			$1_{\rm B}$ , pattern transmitted/received in time slot 22.
TS23	0	rw	PRBS Time Slot 23 Selection
			$0_B$ , no PRBS pattern in time slot 23.
			$1_{B}$ , pattern transmitted/received in time slot 23.



## PRBS Time Slot Register 4

Selects the used time slots for PRBS. Not valid in channel translation mode.

PRBSTS4_E PRBS Time Slot Register 4				Offset 00DE <sub>H</sub>			Reset Value 00 <sub>H</sub>		
	7	6	5	4	3	2	1	0	
	TS24	TS25	TS26	TS27	TS28	TS29	TS30	TS31	
	rw	rw	rw	rw	rw	rw	rw	rw	

Field	Bits	Туре	Description
TS24	7	rw	PRBS Time Slot 24 Selection
			$0_B$ , no PRBS pattern in time slot 24. $1_B$ , pattern transmitted/received in time slot 24.
TS25	6	rw	PRBS Time Slot 25 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 25. $1_{\rm B}$ , pattern transmitted/received in time slot 25.
TS26	5	rw	PRBS Time Slot 26 Selection
			$0_B$ , no PRBS pattern in time slot 26. $1_B$ , pattern transmitted/received in time slot 26.
TS27	4	rw	PRBS Time Slot 27 Selection
			$0_B$ , no PRBS pattern in time slot 27. $1_B$ , pattern transmitted/received in time slot 27.
TS28	3	rw	PRBS Time Slot 28 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 28. $1_{\rm B}$ , pattern transmitted/received in time slot 29.
TS29	2	rw	PRBS Time Slot 29 Selection
			$0_B$ , no PRBS pattern in time slot 29. $1_B$ , pattern transmitted/received in time slot 29.
TS30	1	rw	PRBS Time Slot 30 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 30. $1_{\rm B}$ , pattern transmitted/received in time slot 30.
TS31	0	rw	PRBS Time Slot 31 Selection
			$0_B$ , no PRBS pattern in time slot 31. $1_B$ , pattern transmitted/received in time slot 31.



## E1 RegistersInterrupt Mask Register 7

### Interrupt Mask Register 7

Masks interrupt bits of register ISR7.

IMR7_E Interrupt Mask Register 7					<sup>i</sup> set DF <sub>H</sub>		Reset Value FF <sub>H</sub>		
	7	6	5	4	3	2	1	0	
		Res	1	XCLKSS1	XCLKSS0		Res		
				rw	rw				

Field	Bits	Туре	Description
XCLKSS1	4	rw	XCLKSS1 Interrupt Masking
			0 <sub>B</sub> , ISR7.XCLKSS1 is enabled.
			1 <sub>B</sub> , ISR7.XCLKSS1 is disabled
XCLKSS0	3	rw	XCLKSS0 Interrupt Masking
			0 <sub>B</sub> , ISR7.XCLKSS0 is enabled.
			1 <sub>B</sub> , ISR7.XCLKSS0 is disabled



E1 RegistersReceive FIFO - HDLC Channel 1 - Lower Byte

# 7.2 Detailed Description of E1 Status Registers

### **Receive FIFO - HDLC Channel 1 - Lower Byte**

RFIFO1L Receive	_E FIFO - HDLC Cha	innel 1 - Lowe		fset 00 <sub>H</sub>			Reset Value xx <sub>H</sub>
7	6	5	4	3	2	1	0
RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0
r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
RF7	7	r	RFIFO Data
RF6	6	r	Reading data from RFIFO of HDLC channel 1 can be done in an 8-bit
RF5	5	r	(byte) or 16-bit (word) access depending on the selected bus interface
RF4	4	r	<ul> <li>mode. The LSB is received first from the serial interface.</li> <li>The size of the accessible part of RFIFO is determined by programming</li> </ul>
RF3	3	r	the bits CCR1.RFT(1:0) and MODE.RFT2 (RFIFO threshold level), see
RF2	2	r	Chapter 3.4.3.
RF1	1	r	Data Transfer:
RF0	0	r	Up to 64bytes/32 words of received data can be read from the RFIFO following an RPF or an RME interrupt. RPF Interrupt: A fixed number of bytes/words to be read (64, 32, 16, 4, 2 bytes). The message is not yet complete. RME Interrupt: The message is completely received. The number of valid bytes is determined by reading the RBCL, RBCH registers. RFIFO is released by issuing the RMC (Receive Message Complete) command.



## E1 RegistersReceive FIFO - HDLC Channel 1 - Higher Byte

## Receive FIFO - HDLC Channel 1 - Higher Byte

	RFIFO1H_E Receive FIFO	- HDLC Char	ınel 1 - Highe		fset 01 <sub>H</sub>			Reset Value xx <sub>H</sub>
	7	6	5	4	3	2	1	0
	RF15	RF14	RF13	RF12	RF11	RF10	RF9	RF8
L	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
RF15	7	r	RFIFO Data
RF14	6	r	Reading data from RFIFO of HDLC channel 1 can be done in an 8-bit
RF13	5	r	(byte) or 16-bit (word) access depending on the selected bus interface
RF12	4	r	<ul> <li>mode. The LSB is received first from the serial interface.</li> <li>The size of the accessible part of RFIFO is determined by programming</li> </ul>
RF11	3	r	the bits CCR1.RFT(1:0) and MODE.RFT2 (RFIFO threshold level), see
RF10	2	r	Chapter 3.4.3.
RF9	1	r	Data Transfer:
RF8	0	r	<ul> <li>Up to 64bytes/32 words of received data can be read from the RFIFO following an RPF or an RME interrupt.</li> <li>RPF Interrupt: A fixed number of bytes/words to be read (64, 32, 16, 4, 2 bytes). The message is not yet complete.</li> <li>RME Interrupt: The message is completely received. The number of valid bytes is determined by reading the RBCL, RBCH registers.</li> <li>RFIFO is released by issuing the RMC (Receive Message Complete) command.</li> </ul>



## E1 RegistersReceive Buffer Delay

## **Receive Buffer Delay**

RBD_E Receive Buffe	er Delay		Off xx			Reset Value 00 <sub>H</sub>	
7	6	5	4	3	2	1	0
Re	es	RBD					
L1				·	r		<u>.</u>

Field	Bits	Туре	Description
RBD	5:0	r	Receive Elastic Buffer Delay
			These bits informs the user about the current delay (in time slots) through the receive elastic buffer. The delay is updated every 512 or 256 bits (SIC1.RBS(1:0)). Before reading this register the user has to set bit DEC.DRBD in order to halt the current value of this register. After reading RBD updating of this register is enabled. Not valid if the receive buffer is bypassed. $000000_B$ , Delay < 1 time slot $_B$ , 111111 <sub>B</sub> , Delay > 63 time slot



## E1 RegistersVersion Status Register

## Version Status Register

VSTR_E Version Status Register				Offset Reset Valu 004A <sub>H</sub>					
7	6	5	4	3	2	1	0		
	VSTR								
	1	1		r	J				

Field	Bits	Туре	Description
VSTR	7:0	r	Version Number of Chip
			Status information depends on the setting of input signal COMP. See <b>Figure 96</b> for more details.



## E1 RegistersReceive Equalizer Status

## **Receive Equalizer Status**

RES_E Receive Equalizer Status			Offset xx4B <sub>H</sub>				Reset Value 00 <sub>H</sub>	
	7	6	5	4	3	2	1	0
	EV		Res			RES		
r		1	L L		r	I	1]	

Field	Bits	Туре	Description
EV	7:6	r	Equalizer Status Valid
			These bits informs the user about the current state of the receive
			equalization network.
			00 <sub>B</sub> , Equalizer status not valid, still adapting
			01 <sub>B</sub> , Equalizer status valid
			10 <sub>B</sub> , Equalizer status not valid
			$11_{B}$ , Equalizer status valid but high noise floor
RES	4:0	r	Receive Equalizer Status
			The current line attenuation status in steps of about 1.7 dB are displayed
			in these bits. Only valid if bits $EV(1:0) = 01_b$ . Accuracy: $\pm 2$ digits, based
			on temperature influence and noise amplitude variations.
			00000 <sub>B</sub> , Minimum attenuation: 0 dB
			в ,
			11001 <sub>B</sub> , Maximum attenuation: -43 dB



## Framer Receive Status Register 0

FRS0_E Framer Receive Status Register 0				set 4С <sub>н</sub>		Reset		
	7	6	5	4	3	2	1	0
	LOS	AIS	LFA	RRA	Res	NMF	LMFA	Res
·	r	r	r	r		r	r	·

Field	Bits	Туре	Description
LOS	7	r	<ul> <li>Loss-of-Signal</li> <li>Detection: This bit is set when the incoming signal has "no transitions" (analog interface) or logical zeros (digital interface) in a time interval of T consecutive pulses, where T is programmable by register PCD. Total account of consecutive pulses: 16 ≤ T ≤ 4096. Analog interface: The receive signal level where "no transition" is declared is defined by the programmed value of LIM1.RIL(2:0).</li> <li>Recovery: Analog interface: The bit is reset in short-haul mode when the incoming signal has transitions with signal levels greater than the programmed receive input level (LIM1.RIL(2:0)) for at least M pulse periods defined by register PCR in the PCD time interval. In long-haul mode additionally bit RES.6 must be set for at least 250 µs. Digital interface: The bit is reset when the incoming data stream contains at least M ones defined by register PCR in the PCD time interval. With the rising edge of this bit an interrupt status bit (ISR2.LOS) is set. The bit is also set during alarm simulation and reset, if FMR0.SIM is cleared and no alarm condition exists.</li> </ul>
AIS	6	r	<ul> <li>Alarm Indication Signal The function of this bit is determined by FMR0.ALM. </li> <li>FMR0.ALM = '0': This bit is set when two or less zeros in the received bit stream are detected in a time interval of 250 ms and the OctalFALCTM is in asynchronous state (FRS0.LFA = '1'). The bit is reset when no alarm condition is detected (according to ETSI standard). <li>FMR0.ALM = '1': This bit is set when the incoming signal has two or less Zeros in each of two consecutive double frame period (512 bits). This bit is cleared when each of two consecutive doubleframe periods contain three or more zeros or when the frame alignment signal FAS has been found. (ITU-T G.775) The bit is also set during alarm simulation and reset if FMR0.SIM is cleared and no alarm condition exists.With the rising edge of this bit an interrupt status bit (ISR2.AIS) is set.</li></li></ul>



Field	Bits	Туре	Description
LFA	5	r	<ul> <li>Loss of Frame Alignment This bit is set after detecting 3 or 4 consecutive incorrect FAS words or 3 or 4 consecutive incorrect service words (can be disabled). With the rising edge of this bit an interrupt status bit (ISR2.LFA) is set. The specification of the loss of synchronization conditions is done by bits RC0.SWD and RC0.ASY4. After loss of synchronization, the frame aligner resynchronizes automatically. The following conditions have to be detected to regain synchronous state: <ul> <li>The presence of the correct FAS word in frame n.</li> <li>The presence of the correct service word (bit 2 = '1') in frame n+1.</li> <li>For a second time the presence of a correct FAS word in frame n+2.</li> <li>The bit is cleared when synchronization has been regained (directly after the second correct FAS word of the procedure described above has been received). If the CRC-multiframe structure is enabled by setting bit</li> <li>FMR2.RFS1, multiframe alignment is assumed to be lost if pulseframe synchronization has been lost. The resynchronization procedure for multiframe alignment starts after the bit FRS0.LFA has been cleared.Multiframe alignment has been regained if two consecutive CRC-multiframes have been received without a framing error (refer to FRS0.LMFA). The bit is set during alarm simulation and reset if FMR0.SIM is cleared and no alarm condition exists. If bit FRS0.LFA is cleared. </li> </ul></li></ul>
RRA	4	r	Receive Remote Alarm Set if bit 3 of the received service word is set. An alarm interrupt status ISR2.RA can be generated if the alarm condition is detected. FRS0.RRA is cleared if no alarm is detected. At the same time a remote alarm recovery interrupt status ISR2.RAR is generated. The bit RSW.RRA has the same function.Both status and interrupt status bits are set during alarm simulation.
NMF	2	r	No Multiframe Alignment Found This bit is only valid if the CRC4 interworking is selected (FMR2.RFS(1:0) = 11). Set if the multiframe pattern is not detected in a time interval of 400 ms after the framer has reached the doubleframe synchronous state. The receiver is then automatically switched to doubleframe format.This bit is reset if the basic framing has been lost.
LMFA	1	r	<ul> <li>Loss of Multiframe Alignment</li> <li>Not used in doubleframe format (FMR2.RFS1 = '0'). In this case LMFA is set.In CRC-multiframe mode (FMR2.RFS1 = '1'), this bit is set</li> <li>If force resynchronization is initiated by setting bit FMR0.FRS, or</li> <li>If multiframe force resynchronization is initiated by setting bit FMR1.MFCS, or</li> <li>If pulseframe alignment has been lost (FRS0.LFA).</li> <li>It is reset if two CRC-multiframes have been received at an interval of n x 2 ms (n = 1, 2, 3 and so forth) without a framing error. If bit FRS0.LMFA is cleared a loss of multiframe alignment recovery interrupt status ISR2.MFAR is generated.</li> </ul>



## Framer Receive Status Register 1

FRS1_E Framer Receive Status Register 1				fset 4D <sub>H</sub>			Reset Value xx <sub>H</sub>	
	7	6	5	4	3	2	1	0
	EXZD	TS16RA	TS16LOS	TS16AIS	TS16LFA	RDI	XLS	XLO
	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description			
EXZD	7	r	<b>Excessive Zeros Detected</b> Significant only, if excessive zero detection has been enabled (FMR0.EXZE = ´1´). Set after detection of more than 3 (HDB3 code) or 15 (AMI code) contiguous zeros in the received data stream. This bit is cleared on read.			
TS16RA	6	r	<b>Receive Time Slot 16 Remote Alarm</b> This bit contains the actual information of the received remote alarm bit RS1.2 in time slot 16. Setting and resetting of this bit causes an interrupt status change ISR3.RA16.			
TS16LOS	5	r	<b>Receive Time Slot 16 Loss-of-Signal</b> This bit is set if the incoming TS16 data stream contains always zeros for at least 16 contiguously received time slots. A one in a time slot 16 resets this bit.			
TS16AIS	4	r	Receive Time Slot 16 Alarm Indication SignalThe detection of the alarm indication signal in time slot 16 is according toITU-T G.775.This bit is set if the incoming TS16 contains less than 4zeros in each of two consecutive TS16 multiframe periods. This bit iscleared if two consecutive received CAS multiframe periods containsmore than 3 zeros or the multiframe pattern was found in each of them.This bit is cleared if TS0 synchronization is lost.			
TS16LFA	3	r	<ul> <li>Receive Time Slot 16 Loss of Multiframe Alignment</li> <li>O<sub>B</sub> , The CAS controller is in synchronous state after frame alignment is accomplished.</li> <li>1<sub>B</sub> , This bit is set if the framing pattern "0000" in 2 consecutive CAS multiframes were not found or in all TS16 of the preceding multiframe all bits were reset. An interrupt ISR3.LMFA16 is generated.</li> </ul>			



Field	Bits	Туре	Description
RDI	2	r	$\begin{array}{c} \textbf{Remote Defect Indication} \\ \text{Remote Defect Indication (RDI) defect at 2048 kbit/s path termination} \\ \text{functions is detected when the incoming signal has the "Remote alarm} \\ \text{indication" bit set to binary ONE ("1") for z consecutive double frame} \\ \text{periods. The RDI defect is cleared when the incoming signal has the} \\ "Remote alarm indication" bit set to binary ZERO ("0") for z consecutive double frame periods. The Remote alarm indication bit is the "A bit" in the 2048 kbit/s frame defined in Recommendation G.704. \\ Configuring of the number z will be done by register bits RDICR.RDIC and RDICR.RDIS. \\ 0_{B}  , no RDI condition has been detected \\ 1_{B}  , RDI condition is present. \\ \end{array}$
XLS	1	r	<ul> <li>Transmit Line Short</li> <li>See Chapter 3.7.6. Significant only if the ternary line interface is selected by LIM1.DRS = '0'. Note that shorts in generic transmit line interface mode are not detected and will not ham the device.</li> <li>O<sub>B</sub> , Normal operation. No short is detected.</li> <li>1<sub>B</sub> , The XL1 and XL2 are shortened for at least 3 pulses. As a reaction of the short the pins XL1 and XL2 are automatically forced into a high-impedance state if bit XPM2.DAXLT is reset. After 128 consecutive pulse periods the outputs XL1/2 are activated again and the internal transmit current limiter is checked. If a short between XL1/2 is still further active the outputs XL1/2 are in high-impedance state again. When the short disappears pins XL1/2 are activated automatically and this bit is reset. With any change of this bit an interrupt ISR1.XLSC is generated. In case of XPM2.XLT is set this bit is frozen.</li> </ul>
XLO	0	r	Transmit Line Open         See also Chapter 3.7.6.         0 <sub>B</sub> , Normal operation         1 <sub>B</sub> , This bit is set if at least 32 consecutive zeros were sent on pins XL1/XL2 or XDOP/XDON. This bit is reset with the first transmitted pulse. With the rising edge of this bit an interrupt ISR1.XLSC is set. In case of XPM2.XLT is set this bit is frozen.



### E1 RegistersReceive Service Word Pulseframe

#### **Receive Service Word Pulseframe**

RSW_E Receive Service Word Pulseframe				fset 4E <sub>H</sub>		Reset Value xx <sub>i</sub>		
_	7	6	5	4	3	2	1	0
	RSI	Res	RRA	RY0	RY1	RY2	RY3	RY4
-	r		r	r	r	r	r	r

Field	Bits	Туре	Description
RSI	7	r	Receive Spare Bit for International Use First bit of the received service word. It is fixed to one if CRC-multiframe mode is enabled.
RRA	5	r	Receive Remote Alarm Equivalent to bit FRS0.RRA.
RY0	4	r	Receive Spare Bits for National Use (Y-Bits, Sn-Bits, Sa-Bits)
RY1	3		
RY2	2		
RY3	1		
RY4	0		



## E1 RegistersReceive Spare Bits/Additional Status

### **Receive Spare Bits/Additional Status**

RSP_E Receive Spare Bits/Additional Status				set 4F <sub>н</sub>			Reset Value xx <sub>H</sub>	
	7	6	5	4	3	2	1	0
	SI1	SI2	Res	LLBDD	LLBAD	RSIF	RS13	RS15
	r	r		r	r	r	r	r

Field	Bits	Туре	Description			
SI1	7	r	Submultiframe Error Indication 1, 2			
SI2	6		Not valid if doubleframe format is enabled. In this case, both bits are set. When using CRC-multiframe format these bits are set to the followin values. Both flags are updated with the beginning of every received CRC multiframe. If automatic transmission of submultiframe status is enabled by setting bit XSP. AXS, above status information is inserted automatically in Si-bit position of every outgoing CRC multiframe (und the condition that time slot 0 transparent modes are both disabled): SI $\rightarrow$ Si -bit of frame 13, SI2 $\rightarrow$ Si -bit of frame 15. $O_{\rm B}$ , If multiframe alignment has been lost, or if the last multiframe has been received with CRC error(s). SI1 flags a CRC error in last submultiframe 1, SI2 flags a CRC error in last submultiframe 2. $1_{\rm B}$ , If at multiframe synchronous state last assigned submultiframe has been received without a CRC error.			
LLBDD	4	r	<b>Line Loop-Back Deactivation Signal Detected</b> This bit is set in case of the LLB deactivate signal is detected and then received over a period of more than 25 ms with a bit error rate less than 10 <sup>-2</sup> . The bit remains set as long as the bit error rate does not exceed 10 <sup>-2</sup> . If framing is aligned, the time slot 0 is not taken into account for the error rate calculation.Any change of this bit causes an LLBSC interrupt.			
LLBAD	3	r	<ul> <li>Line Loop-Back Activation Signal Detected</li> <li>Depending on bit LCR1.EPRM the source of this status bit changed.</li> <li>LCR1.EPRM = '0': This bit is set in case of the LLB activate signal is detected and then received over a period of more than 25 ms with a bit error rate less than 10<sup>-2</sup>. The bit remains set as long as the bit error rate does not exceed 10<sup>-2</sup>. If framing is aligned, the time slot 0 is not taken into account for the error rate calculation. Any change of this bit causes an LLBSC interrupt.</li> <li>LCR1.EPRM = '1': The current status of the PRBS synchronizer is indicated in this bit. It is set high if the synchronous state is reached even in the presence of a bit error rate of 10<sup>-1</sup>. A data stream containing all zeros or all ones with/without framing bits is also a valid pseudo-random binary sequence.</li> </ul>			



## E1 RegistersReceive Spare Bits/Additional Status

Field	Bits	Туре	Description
RSIF	2	r	<b>Receive Spare Bit for International Use (FAS Word)</b> First bit in FAS-word. Used only in doubleframe format, otherwise fixed to "1".
RS13	1	r	<b>Receive Spare Bit (Frame 13, CRC Multiframe)</b> First bit in service word of frame 13. Significant only in CRC-multiframe format, otherwise fixed to "0". This bit is updated with beginning of every received CRC multiframe.
RS15	0	r	<b>Receive Spare Bit (Frame 15, CRC Multiframe)</b> First bit in service word of frame 15. Significant only in CRC-multiframe format, otherwise fixed to "0". This bit is updated with beginning of every received CRC multiframe.



## E1 RegistersFraming Error Counter Lower Byte

# Framing Error Counter Lower Byte

FECL_E Framing Error Counter Lower Byte					<sup>i</sup> set 50 <sub>н</sub>			Reset Value 00 <sub>H</sub>	
_	7	6	5	4	3	2	1	0	
	FE7	FE6	FE5	FE4	FE3	FE2	FE1	FE0	
	r	r	r	r	r	r	r	r	

Field	Bits	Туре	Description
FE7	7	r	Framing Errors
FE6	6	r	This 16-bit counter is incremented when a FAS word has been received
FE5	5	r	with an error. Framing errors are counted during basic frame synchronous
FE4 FE3	4	r	<ul> <li>state only (but even if multiframe synchronous state is not reached yet).</li> <li>During alarm simulation, the counter is incremented every 250 ms up to</li> </ul>
	3 2 1	r	its saturation. The error counter does not roll over.Clearing and updating
FE2		r	the counter is done according to bit FMR1.ECM. If this bit is reset the
FE1		r	error counter is permanently updated in the buffer. For correct read
FE0	0	r	access of the error counter bit DEC.DFEC has to be set. With the rising edge of this bit updating the buffer is stopped and the error counter is reset. Bit DEC.DFEC is reset automatically with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.



## E1 RegistersFraming Error Counter Higher Byte

## Framing Error Counter Higher Byte

FECH_E Framing Error Counter Higher Byte					fset 51 <sub>H</sub>		Reset Val 0		
-	7	6	5	4	3	2	1	0	
	FE15	FE14	FE13	FE12	FE11	FE10	FE9	FE8	
	r	r	r	r	r	r	r	r	

Field	Bits	Туре	Description
FE15	7	r	Framing Errors
FE14	6	r	This 16-bit counter is incremented when a FAS word has been received
FE13	5	r	with an error. Framing errors are counted during basic frame synchronous
FE12	4	r	state only (but even if multiframe synchronous state is not reached yet). During alarm simulation, the counter is incremented every 250 ms up to
FE11	3 2 1	r	its saturation. The error counter does not roll over.Clearing and updating
FE10		r	the counter is done according to bit FMR1.ECM. If this bit is reset the
FE9		r	error counter is permanently updated in the buffer. For correct read
FE8	0	r	access of the error counter bit DEC.DFEC has to be set. With the rising edge of this bit updating the buffer is stopped and the error counter is reset. Bit DEC.DFEC is reset automatically with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.



## E1 RegistersCode Violation Counter Lower Byte

# Code Violation Counter Lower Byte

CVCL_E Code Violation Counter Lower Byte					fset 52 <sub>H</sub>		Reset Valu 00		
-	7	6	5	4	3	2	1	0	
	CV7	CV6	CV5	CV4	CV3	CV2	CV1	CV0	
L	r	r	r	r	r	r	r	r	

Field	Bits	Туре	Description
CV7	7	r	Code Violations
CV6	6	r	No function if NRZ code has been enabled. If the HDB3 or the CMI code
CV5	5	r	with HDB3-precoding is selected, the 16-bit counter is incremented when
CV4	4	r	<ul> <li>violations of the HDB3 code are detected . The error detection mode is determined by programming the bit FMR0.EXZE. If simple AMI coding is enabled (FMR0.RC(1:0) = '01<sub>b</sub>') all bipolar violations are counted. If HDB3 code is enabled, counting of bipolar violations in substitution patterns is only done, if the violation bits of two consecutive substitution</li> </ul>
CV3	3	r	
CV2	2	r	
CV1	1	r	
CV0	0	r	patterns have different polarities. The error counter does not roll over.During alarm simulation, the counter is incremented every four bits received up to its saturation. Clearing and updating the counter is done according to bit FMR1.ECM. If this bit is reset the error counter is permanently updated in the buffer. For correct read access of the error counter bit DEC.DCVC has to be set. With the rising edge of this bit updating the buffer is stopped and the error counter is reset. Bit DEC.DCVC is reset automatically with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.



## E1 RegistersCode Violation Counter Higher Byte

# Code Violation Counter Higher Byte

CVCH_E Code Violation Counter Higher Byte					fset 53 <sub>H</sub>			Reset Value 00 <sub>H</sub>	
ſ	7	6	5	4	3	2	1	0	
	CV15	CV14	CV13	CV12	CV11	CV10	CV9	CV8	
	r	r	r	r	r	r	r	r	

Field	Bits	Туре	Description
CV15	7	r	Code Violations
CV14	6	r	No function if NRZ code has been enabled. If the HDB3 or the CMI code
CV13	5	r	with HDB3-precoding is selected, the 16-bit counter is incremented when
CV12	4	r	<ul> <li>violations of the HDB3 code are detected. The error detection mode is</li> <li>determined by programming the bit FMR0.EXTD. If simple AMI coding is</li> </ul>
CV11	3	r	enabled (FMR0.RC(1:0) = $(01_{b})$ ) all bipolar violations are counted. If
CV10	2	r	HDB3 code is enabled, counting of bipolar violations in substitution
CV9	1	r	patterns is only done, if the violation bits of two consecutive substitution
CV8	0	r	patterns have different polarities. The error counter does not roll over.During alarm simulation, the counter is incremented every four bits received up to its saturation. Clearing and updating the counter is done according to bit FMR1.ECM. If this bit is reset the error counter is permanently updated in the buffer. For correct read access of the error counter bit DEC.DCVC has to be set. With the rising edge of this bit updating the buffer is stopped and the error counter is reset. Bit DEC.DCVC is reset automatically with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.



## E1 RegistersCRC Error Counter 1 Lower Byte

## **CRC Error Counter 1 Lower Byte**

CEC1L_E CRC Error Counter 1 Lower Byte					fset 54 <sub>H</sub>			Reset Value 00 <sub>H</sub>	
_	7	6	5	4	3	2	1	0	
	CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0	
L	r	r	r	r	r	r	r	r	

Field	Bits	Туре	Description
CR7	7	r	CRC Errors
CR6	6	r	No function if doubleframe format is selected. In CRC-multiframe mode,
CR5	5	r	the 16-bit counter is incremented when a CRC-submultiframe has been
CR4	4	r	received with a CRC error. CRC errors are not counted during asynchronous state. The error counter does not roll over.During alarm
CR3	3	r	simulation, the counter is incremented once per submultiframe up to its
CR2	2	r	saturation. Clearing and updating the counter is done according to bit
CR1	1	r	FMR1.ECM. If this bit is reset the error counter is permanently updated in
CR0	0	r	the buffer. For correct read access of the error counter bit DEC.DCEC1 has to be set. With the rising edge of this bit updating the buffer is stopped and the error counter is reset. Bit DEC.DCEC1 is reset automatically with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.



## E1 RegistersCRC Error Counter 1 Higher Byte

## **CRC Error Counter 1 Higher Byte**

CEC1H_E CRC Error Counter 1 Higher Byte					fset 55 <sub>H</sub>			Reset Value 00 <sub>H</sub>	
-	7	6	5	4	3	2	1	0	
	CR15	CR14	CR13	CR12	CR11	CR10	CR9	CR8	
	r	r	r	r	r	r	r	r	

Field	Bits	Туре	Description
CR15	7	r	CRC Errors
CR14	6	r	No function if doubleframe format is selected.In CRC-multiframe mode,
CR13	5	r	the 16-bit counter is incremented when a CRC-submultiframe has been
CR12	4	r	received with a CRC error. CRC errors are not counted during asynchronous state. The error counter does not roll over. During alarm
CR11	3	r	simulation, the counter is incremented once per submultiframe up to its
CR10	2	r	saturation. Clearing and updating the counter is done according to bit
CR9	1	r	FMR1.ECM. If this bit is reset the error counter is permanently updated in
CR8	0	r	the buffer. For correct read access of the error counter bit DEC.DCEC1 has to be set. With the rising edge of this bit updating the buffer is stopped and the error counter is reset. Bit DEC.DCEC1 is reset automatically with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.



## E1 RegistersE-Bit Error Counter Lower Byte

# E-Bit Error Counter Lower Byte

EBCL_E E-Bit Error Counter Lower Byte				Offset xx56 <sub>H</sub>			Reset Value 00 <sub>1</sub>		
	7	6	5	4	3	2	1	0	
	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	
L	r	r	r	r	r	r	r	r	

Field	Bits	Туре	Description
EB7	7	r	E-Bit Errors
EB6	6	r	If doubleframe format is selected, FEBEH/L has no function. If CRC-
EB5	5	r	multiframe mode is enabled, FEBEH/L works as submultiframe error
EB4	4	r	<ul> <li>indication counter (16 bits) which counts zeros in Si-bit position of frame</li> <li>13 and 15 of every received CRC multiframe. The error counter does not</li> </ul>
EB3	3	r	roll over.
EB2	2	r	During alarm simulation, the counter is incremented once per
EB1	1	r	submultiframe up to its saturation.
EBO	0	r	Clearing and updating the counter is done according to bit FMR1.ECM. If this bit is reset the error counter is permanently updated in the buffer. For correct read access of the error counter bit DEC.DEBC has to be set. With the rising edge of this bit updating the buffer is stopped and the error counter is reset. Bit DEC.DEBC is reset automatically with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.



## E1 RegistersE-Bit Error Counter Higher Byte

## E-Bit Error Counter Higher Byte

EBCH_E E-Bit Error Counter Higher Byte				fset 57 <sub>H</sub>		Reset Va		
	7	6	5	4	3	2	1	0
	EB15	EB14	EB13	EB12	EB11	EB10	EB9	EB8
l	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
EB15	7	r	E-Bit Errors
EB14	6	r	If doubleframe format is selected, FEBEH/L has no function. If CRC-
EB13	5	r	multiframe mode is enabled, FEBEH/L works as submultiframe error
EB12	4	r	<ul> <li>indication counter (16 bits) which counts zeros in Si-bit position of frame</li> <li>13 and 15 of every received CRC multiframe. The error counter does not</li> </ul>
EB11	3	r	roll over.
EB10	2	r	During alarm simulation, the counter is incremented once per
EB9	1	r	submultiframe up to its saturation.
EB8	0	r	Clearing and updating the counter is done according to bit FMR1.ECM. If this bit is reset the error counter is permanently updated in the buffer. For correct read access of the error counter bit DEC.DEBC has to be set. With the rising edge of this bit updating the buffer is stopped and the error counter is reset. Bit DEC.DEBC is reset automatically with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.



## E1 RegistersCRC Error Counter 2 Lower Byte

## **CRC Error Counter 2 Lower Byte**

CEC2L_E CRC Error Counter 2 Lower Byte					fset 58 <sub>H</sub>		Reset Valu 00		
_	7	6	5	4	3	2	1	0	
	CC7	CC6	CC5	CC4	CC3	CC2	CC1	CC0	
	r	r	r	r	r	r	r	r	

Field	Bits	Туре	Description								
CC7	7	r	CRC Error Counter (reported from TE through Sa6 -Bit)								
CC6	6	r	<ul> <li>Depending on bit LCR1.EPRM the error counter increment is selected</li> <li>LCR1.EPRM = '0': If doubleframe format is selected, CEC2H/L has no function. If CRC-multiframe mode is enabled, CEC2H/L works Sa6-bit error indication counter (16 bits) which counts the Sa6-bit</li> </ul>								
CC5	5	r									
CC4	4	r									
CC3	3	r	sequence 0001 and 0011 in every received CRC submultiframe.								
CC2	2	r	Incrementing the counter is only possible in the multiframe								
CC1	1	r	synchronous state FRS0.LMFA = '0'. Sa6-bit sequence: SA61, SA62								
CC0	0	r	<ul> <li>SA63, SA64 = 0001 or 0011 where SA61 is received in frame 1 or 9 in every multiframe. During alarm simulation, the counter is incremented once per submultiframe up to its saturation. Pseudo-Random Binary Sequence Error Counter</li> <li>LCR1.EPRM = '1': This 16-bit counter is incremented with every received PRBS bit error in the PRBS synchronous state RSP.LLBAD = '1'. The error counter does not roll over. During alarm simulation, the counter is incremented continuously with every second received bit. Clearing and updating the counter is done according to bit FMR1.ECM. If this bit is reset the error counter is permanently updated in the buffer. For correct read access of the error counter bit DEC.DCEC2 has to be set. With the rising edge of this bit updating or the buffer is stopped and the error counter is reset. Bit DEC.DCEC2 is reset automatically with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then reset automatically. The latched error counter state should be read within the next second.</li> </ul>								



## E1 RegistersCRC Error Counter 2 Higher Byte

## **CRC Error Counter 2 Higher Byte**

CEC2H_E CRC Error Counter 2 Higher Byte					fset 59 <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	CC15	CC14	CC13	CC12	CC11	CC10	CC9	CC8
	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description								
CC15	7	r	CRC Error Counter (reported from TE through Sa6 -Bit)								
CC14	6	r	<ul> <li>Depending on bit LCR1.EPRM the error counter increment is selected:</li> <li>LCR1.EPRM = '0': If doubleframe format is selected, CEC2H/L has</li> </ul>								
CC13	5	r	<ul> <li>LCR1.EPRM = '0': If doubleframe format is selected, CEC2H/L has no function. If CRC-multiframe mode is enabled, CEC2H/L works as Sa6-bit error indication counter (16 bits) which counts the Sa6-bit</li> </ul>								
CC12	4	r									
CC11	3	r	sequence 0001 and 0011 in every received CRC submultiframe.								
CC10	2	r	Incrementing the counter is only possible in the multiframe								
CC9	1	r	synchronous state FRS0.LMFA = '0'. Sa6-bit sequence: SA61, SA62								
CC8	0	r	<ul> <li>SA63, SA64 = 0001 or 0011 where SA61 is received in frame 1 or 9 in every multiframe. During alarm simulation, the counter is incremented once per submultiframe up to its saturation. Pseudo-Random Binary Sequence Error Counter</li> <li>LCR1.EPRM = '1': This 16-bit counter is incremented with every received PRBS bit error in the PRBS synchronous state RSP.LLBAD = '1'. The error counter does not roll over. During alarm simulation, the counter is incremented continuously with every second received bit. Clearing and updating the counter is done according to bit FMR1.ECM. If this bit is reset the error counter is permanently updated in the buffer. For correct read access of the error counter bit DEC.DCEC2 has to be set. With the rising edge of this bit updating o the buffer is stopped and the error counter is reset. Bit DEC.DCEC2 is reset automatically with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then reset automatically. The latched error counter state should be read within the next second.</li> </ul>								



#### E1 RegistersCRC Error Counter 3 Lower Byte

#### CRC Error Counter 3 Lower Byte

CRC Error Counter (detected at T Reference Point in Sa6-Bit) for CE(15:0): GCR.ECMC = '0': If doubleframe format is selected, CEC3H/L has no function. If CRC-multiframe mode is enabled, CEC3H/L works as Sa6-bit error indication counter (16 bits) which counts the Sa6-bit sequence '0010<sub>b</sub>' and '0011<sub>b</sub>' in every received CRC submultiframe.

Incrementing the counter is only possible in the multiframe synchronous state FRS0.LMFA = 0.Sa6-bit sequence: SA61, SA62, SA63, SA64 =  $(0010_b)$  or  $(0011_b)$  where SA61 is received in frame 1 or 9 in every multiframe. The error counter does not roll over.

During alarm simulation, the counter is incremented once per submultiframe up to its saturation.

CEC3L_E CRC Error Counter 3 Lower Byte					fset 5A <sub>H</sub>			Reset Value 00 <sub>H</sub>	
_	7	6	5	4	3	2	1	0	
	CE7	CE6	CE5	CE4	CE3	CE2	CE1	CE0	
	r	r	r	r	r	r	r	r	

Field	Bits	Туре	Description				
CE7	7	r	Multiframe Counter				
CE6	6		GCR.ECMC = '1': This 6-bit counter increments with each multiframe				
CE5	5		period in the asynchronous state FRS0.LFA/LMFA = '1'. During alarm				
CE4	4		simulation, the counter is incremented once per multiframe up to its saturation.				
CE3	3						
CE2	2						
CE1	1 1		Change of Frame Alignment Counter				
CE0	0		GCR.ECMC = '1': This 2-bit counter increments with each detected change of frame/multiframe alignment. The error counter does not roll over. During alarm simulation, the counter is incremented once per multiframe up to its saturation. Clearing and updating the counter is done according to bit FMR1.ECM. If this bit is reset the error counter is permanently updated in the buffer. For correct read access of the error counter bit DEC.DCEC3 has to be set. With the rising edge of this bit updating of the buffer is stopped and the error counter is reset. Bit DEC.DCEC3 is reset automatically with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.				



#### E1 RegistersCRC Error Counter 3 Higher Byte

#### **CRC Error Counter 3 Higher Byte**

CRC Error Counter (detected at T Reference Point in Sa6-Bit) for CE(15:0): GCR.ECMC = '0': If doubleframe format is selected, CEC3H/L has no function. If CRC-multiframe mode is enabled, CEC3H/L works as Sa6-bit error indication counter (16 bits) which counts the Sa6-bit sequence  $0010_{b}$ ' and  $0011_{b}$ ' in every received CRC submultiframe.

Incrementing the counter is only possible in the multiframe synchronous state FRS0.LMFA = '0'. Sa6-bit sequence: SA61, SA62, SA63, SA64 = '0010<sub>b</sub>' or '0011<sub>b</sub>' where SA61 is received in frame 1 or 9 in every multiframe. The error counter does not roll over.

During alarm simulation, the counter is incremented once per submultiframe up to its saturation.

CEC3H_E CRC Error Counter 3 Higher Byte					fset 5B <sub>H</sub>		Reset Va		
	7	6	5	4	3	2	1	0	
	CE15	CE14	CE13	CE12	CE11	CE10	CE9	CE8	
	r	r	r	r	r	r	r	r	

Field	Bits	Туре	Description
CE15	7	r	CRC Error Counter/Multiframe Counter
CE14	6	r	Depending on bit GCR.ECMC the counter increment is selected:
CE13	5	r	• GCR.ECMC = '0' (CRC error counter): If doubleframe format is
CE12	4	r	<ul> <li>selected, CEC3H/L has no function. If CRC-multiframe mode is</li> <li>enabled, CEC3H/L works as Sa6-bit error indication counter (16 bits)</li> </ul>
CE11	3	r	which counts the Sa6-bit sequence $(0010_{b})$ and $(0011_{b})$ in every
CE10	2	r	received CRC submultiframe. Incrementing the counter is only
CE9	1	r	possible in the multiframe synchronous state FRS0.LMFA = '0'. Sa6-
CE8	0	r	<ul> <li>bit sequence: SA61, SA62, SA63, SA64 = '0010<sub>b</sub>' or '0011<sub>b</sub>' where SA61 is received in frame 1 or 9 in every multiframe. During alarm simulation, the counter is incremented once per submultiframe up to its saturation. Pseudo-Random Binary Sequence Error Counter</li> <li>GCR.ECMC = '1' (Multiframe counter): This 6-bit counter increments with each multiframe period in the asynchronous state FRS0.LFA/LMFA = '1'. During alarm simulation, the counter is incremented once per multiframe up to its saturation.</li> </ul>



#### E1 RegistersReceive Sa4-Bit Register

#### **Receive Sa4-Bit Register**

This register contains the information of the eight Sax bits (x = 4 to 8) of the previously received CRC multiframe. These registers are updated with every multiframe begin interrupt ISR0.RMB.Valid if CRC multiframe format is enabled by setting bits FMR2.RFS1 = '1' or FMR2.RFS(1:0) = '01<sub>b</sub>' (doubleframe format).

	RSA4_E Receive Sa4	-Bit Register		Offs xx5				Reset Value xx <sub>H</sub>		
Г	7	6	5	4	3	2	1	0		
RS4										
	r									

Field	Bits	Туре	Description
RS4	7:0	r	Receive Sa4-Bit Data (Y-Bits)
			RS40 is received in bit-slot 4 of every service word in frame 1, RS47 in frame 15

#### **Similar Registers**

Registers RSA5 to RSA8 have the same layout and description.

The Offset Addresses are listed in RSAn Overview, for bit names refer to Receive San-Bit Registers.

#### Table 92 RSAn Overview

Register Short Name	Register Long Name	Offset Address	Page Number
RSA5	Receive Sa5-Bit Register	5D <sub>H</sub>	
RSA6	Receive Sa6-Bit Register	5E <sub>H</sub>	
RSA7	Receive Sa7-Bit Register	5F <sub>H</sub>	
RSA8	Receive Sa8-Bit Register	60 <sub>H</sub>	

#### Table 93 Receive San-Bit Registers

	7	6	5	4	3	2	1	0
RSA4	RS47	RS46	RS45	RS44	RS43	RS42	RS41	RS40
RSA5	RS57	RS56	RS55	RS54	RS53	RS52	RS51	RS50
RSA6	RS67	RS66	RS65	RS64	RS63	RS62	RS61	RS60
RSA7	RS77	RS76	RS75	RS74	RS73	RS72	RS71	RS70
RSA8	RS87	RS86	RS85	RS84	RS83	RS82	RS81	RS80



#### E1 RegistersReceive Sa6-Bit Status

#### **Receive Sa6-Bit Status**

Four consecutive received Sa6-bits are checked on the by ETS300233 defined Sa6-bit combinations. The OctalFALCTM detects the following "fixed" Sa6-bit combinations: SA61, SA62, SA63, SA64 =  $(1000_{b})$ ,  $(1010_{b})$ ,  $(1100_{b})$ ,  $(1110_{b})$ ,  $(1111_{b})$ . All other possible 4-bit combinations are grouped to status "X".

A valid Sa6-bit combination must occur three times in a row. The corresponding status bit in this register is set. Even if the detected status is active for a short time the status bit remains active until this register is read. Reading the register resets all pending status information.

With any change of state of the Sa6-bit combinations an interrupt status ISR0.SA6SC is generated.

During the basic frame asynchronous state updating of this register and interrupt status ISR0.SA6SC is disabled. In multiframe format the detection of the Sa6-bit combinations can be done either synchronous or asynchronous to the submultiframe (FMR3.SA6SY). In synchronous detection mode updating of register RSA6S is done in the multiframe synchronous state (FRS0.LMFA = '0'). In asynchronous detection mode updating is independent to the multiframe synchronous state.

RSA6S_E Receive Sa6	-Bit Status			fset 61 <sub>H</sub>		Reset Value xx <sub>H</sub>		
7	6	5	4	3	2	1	0	
Res		s_x	S_F	S_E	s_c	S_A	S_8	
<u></u>		r	r	r	r	r	r	

Field	Bits	Туре	Description
s_x	5	r	Receive Sa6-Bit Status_X If none of the fixed Sa6-bit combinations are detected this bit is set.
S_F	4	r	<b>Receive Sa6-Bit Status: "1111"</b> Receive Sa6-bit status "1111" is detected for three times in a row in the Sa6-bit positions.
S_E	3	r	<b>Receive Sa6-Bit Status: "1110"</b> Receive Sa6-bit status "1110" is detected for three times in a row in the Sa6-bit positions.
S_C	2	r	<b>Receive Sa6-Bit Status: "1100"</b> Receive Sa6-bit status "1100" is detected for three times in a row in the Sa6bit positions.
S_A	1	r	<b>Receive Sa6-Bit Status: "1010"</b> Receive Sa6-bit status "1010" is detected for three times in a row in the Sa6-bit positions.
S_8	0	r	Receive Sa6-Bit Status: "1000" Receive Sa6-bit status "1000" is detected for three times in a row in the Sa6-bit positions.



## E1 RegistersReceive Signaling Pointer 1

## **Receive Signaling Pointer 1**

RSP1_E Receive Signaling Pointer 1				Offset xx62 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
	7	6	5	4	3	2	1	0	
	RS8C	RS7C	RS6C	RS5C	RS4C	RS3C	RS2C	RS1C	
	r	r	r	r	r	r	r	r	

Field	Bits	Туре	Description
RS8C	7	r	Receive Signaling Register RS(8:1) Changed
RS7C	6		A one in each bit position indicates that the received signaling data in the
RS6C	5		corresponding RS(8:1) registers are updated. Bit RS1C is the pointer for
RS5C	4		register RS1, while RS8C points to RS8.
RS4C	3		
RS3C	2		
RS2C	1		
RS1C	0		



## E1 RegistersReceive Signaling Pointer 2

## **Receive Signaling Pointer 2**

RSP2_E Receive Signaling Pointer 2					fset 63 <sub>H</sub>			Reset Value 00 <sub>H</sub>
	7	6	5	4	3	2	1	0
	RS16C	RS15C	RS14C	RS13C	RS12C	RS11C	RS10C	RS9C
	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
RS16C	7	r	Receive Signaling Register RS9-16 Changed
RS15C	6		A one in each bit position indicates that the received signaling data in the
RS14C	5		corresponding RS9-16 registers are updated. Bit RS9C is the pointer for
RS13C	4		register RS9, while RS16C points to RS16.
RS12C	3		
RS11C	2		
RS10C	1		
RS9C	0		



## E1 RegistersSignaling Status Register

## Signaling Status Register

SIS_E Signaling Status Register				Offset xx64 <sub>H</sub>			Reset Value xx <sub>H</sub>		
	7	6	5	4	3	2	1	0	
	XDOV	XFW	XREP	Res	RLI	CEC	SFS	Res	
	r	r	r		r	r	r	·	

Field	Bits	Туре	Description
XDOV	7	r	<ul> <li>Transmit Data Overflow - HDLC Channel 1</li> <li>More than 64 bytes have been written to the XFIFO. See also Table 10.</li> <li>This bit is cleared either</li> <li>By a transmitter reset command XRES</li> <li>When all bytes in the accessible half of the XFIFO have been moved in the inaccessible half (shadow register).</li> <li>0<sub>B</sub> , normal FIFO operation.</li> <li>1<sub>B</sub> , number of bytes written to the FIFO exceeds the FIFO size.</li> </ul>
XFW	6	r	Transmit FIFO Write Enable - HDLC Channel 1 Data can be written to the XFIFO.
XREP	5	r	Transmission Repeat - HDLC Channel 1 Status indication of CMDR.XREP.
RLI	3	r	<b>Receive Line Inactive - HDLC Channel 1</b> Neither flags as interframe time fill nor frames are received through the signaling time slot.
CEC	2	r	<ul> <li>Command Executing - HDLC Channel 1</li> <li>Note: CEC is active for about 2.5 periods of the current system data rate.</li> <li>0<sub>B</sub> , No command is currently executed, the CMDR register can be written to.</li> <li>1<sub>B</sub> , A command (written previously to CMDR) is currently executed, no further command can be temporarily written in CMDR register.</li> </ul>
SFS	1	r	Status Freeze Signaling $0_B$ , Freeze signaling status inactive. $1_B$ , Freeze signaling status active.



### E1 RegistersReceive Signaling Status Register

#### **Receive Signaling Status Register**

RSIS relates to the last received HDLC frame; it is copied into RFIFO when end-of-frame is recognized (last byte of each stored frame).

RSIS_E Receive Signaling Status Register					fset 65 <sub>H</sub>			Reset Value xx <sub>H</sub>
	7	6	5	4	3	2	1	0
	VFR	RDO	CRC16	RAB	н	  A	Res	LA
	r	r	r	r		r		r

Field	Bits	ts Type	Description				
VFR	7	r	<ul> <li>Valid Frame - HDLC Channel 1 Determines whether a valid frame has been received. An invalid frame is either <ul> <li>A frame which is not an integer number of 8-bits (nx8 bits) in length (e.g. 25 bits), or</li> <li>A frame which is too short taking into account the operation mode selected by MODE (MDS(2:0)) and the selection of receive CRC on/off (CCR2.RCRC) as follows: MDS(2:0) = '011<sub>b</sub>' (16-bit Address), RCRC = '0': 4 bytes; RCRC = '1': 3 or 4 bytes and MDS(2:0) = '010<sub>b</sub>' (8-bit Address), RCRC = '0': 3 bytes; RCRC = 1, 2 or 3 bytes</li> </ul></li></ul>				
			Note: Shorter frames are not reported. $1_B$ , Valid $0_B$ , Invalid				
RDO	6	r	Receive Data Overflow - HDLC Channel 1 A RFIFO data overflow has occurred during reception of the frame. Additionally, an interrupt can be generated (refer to ISR1.RDO/IMR1.RDO).				
CRC16	5	r	<ul> <li>CRC16 Compare/Check - HDLC Channel 1</li> <li>0<sub>B</sub> , CRC check failed; received frame contains errors.</li> <li>1<sub>B</sub> , CRC check o.k.; received frame is error-free.</li> </ul>				
RAB	4	r	<b>Receive Message Aborted - HDLC Channel 1</b> The received frame was aborted from the transmitting station. According to the HDLC protocol, this frame must be discarded by the receiver station. This bit is set in SS7 mode, if the maximum number of octets (272+7) is exceeded.				



#### E1 RegistersNotes

Field	Bits	Туре	Description
HA	3:2	r	High Byte Address Compare - HDLC Channel 1 Significant only if 2-byte address mode or SS7 mode has been selected.In operating modes which provide high byte address recognition, the QuadFALC® compares the high byte of a 2-byte address with the contents of two individually programmable registers (RAH1, RAH2) and the fixed values FEH and FCH (broadcast address). Depending on the result of this comparison, the following bit combinations are possible (SS7 support not active): see table HA Constant Values (Case 1)
			<ol> <li>Notes</li> <li>If RAH1, RAH2 contain identical values, a match is indicated by "10" or "11".</li> <li>If Signaling System 7 support is activated (see MODE register), the bit functions are defined as follows: see table HA Constant Values (Case 2)</li> </ol>
LA	0	r	Low Byte Address Compare - HDLC Channel 1 Significant in HDLC modes only. The low byte address of a 2-byte address field, or the single address byte of a 1-byte address field is compared to two registers. (RAL1, RAL2). $0_B$ , RAL2 has been recognized $1_B$ , RAL1 has been recognized

# Table 94HA Constant Values (Case 1)

Name and Description	Value
High Byte Address Compare, SS7 support not active) RAH2 has been recognized	00 <sub>B</sub>
High Byte Address Compare, SS7 support not active) Broadcast address has been recognized	01 <sub>B</sub>
<b>High Byte Address Compare, SS7 support not active)</b> RAH1 has been recognized C/R = ´0´ (bit 1)	10 <sub>B</sub>
High Byte Address Compare, SS7 support not active) RAH1 has been recognized C/R = ´1´ (bit 1)	11 <sub>B</sub>

Table 95HA Constant Values (Case
----------------------------------

Name and Description	Value
High Byte Address Compare, SS7 support active) Not valid	00 <sub>B</sub>
High Byte Address Compare, SS7 support active) Fill in signaling unit (FISU) detected	01 <sub>B</sub>
High Byte Address Compare, SS7 support active) Link status signaling unit (LSSU) detected	10 <sub>B</sub>
High Byte Address Compare, SS7 support active) Message signaling unit (MSU) detected	11 <sub>B</sub>



#### E1 RegistersReceive Byte Count Low - HDLC Channel 1

#### **Receive Byte Count Low - HDLC Channel 1**

Together with RBCH, bits RBC(11:8), indicates the length of a received frame (1 to 4095 bytes). Bits RBC(4:0) indicate the number of valid bytes currently in RFIFO. These registers must be read by the external micro controller following a RME interrupt.

	RBCL_E Receive Byte	Count Low	- HDLC Channe	el 1	Offset xx66 <sub>H</sub>			Reset Value 00 <sub>H</sub>
Γ	7	6	5	4	3	2	1	0
					RBC			
_		1			r			•

Field	Bits	Туре	Description
RBC	7:0	r	<b>Receive Byte Count - HDLC Channel 1 (least significant bits)</b> Together with RBCH(3:0), bits RBCL(7:0) indicates the length of the received frame.



## E1 RegistersReceived Byte Count High - HDLC Channel 1

## **Received Byte Count High - HDLC Channel 1**

RBCH_E Offset Received Byte Count High - HDLC Channel 1 67 <sub>H</sub>								Reset Value 00 <sub>H</sub>
ſ	7	6	5	4	3	2	1	0
		Res	1	ov	RBC11	RBC10	RBC9	RBC8
		1		r	r	r	r	r

Field	Bits	Туре	Description
OV	4	r	Counter Overflow - HDLC Channel 1 More than 4095 bytes received.
RBC11	3	r	Receive Byte Count - HDLC Channel 1 (most significant bits)
RBC10	2		Together with RBCL(7:0), bits RBCH(3:0) indicates the length of the
RBC9	1		received frame.
RBC8	0	0	



rsc

rsc

rsc

rsc

#### E1 RegistersInterrupt Status Register 0

rsc

#### Interrupt Status Register 0

All bits are reset when ISR0 is read. If bit GCR.VIS is set, interrupt statuses in ISR0 are flagged although they are masked by register IMR0. However, these masked interrupt stati neither generate a signal on INT (or INT1, INT2), nor are visible in register GIS, see **Chapter 3.4.4**.

ISR0_E Interrupt Stat	tus Register (	)	Offset xx68 <sub>H</sub>				Reset Value 00 <sub>H</sub>	
7	6	5	4	3	2	1	0	
RME	RFS	T8MS	RMB	CASC	CRC4	SA6SC	RPF	

rsc

rsc

rsc

Field	Bits	Туре	Description
RME	7	rsc	Receive Message End - HDLC Channel 1One complete message of length less than 32 bytes, or the last part of a frame at least 32 bytes long is stored in the receive FIFO, including the status byte.The complete message length can be determined reading the RBCH, RBCL registers, the number of bytes currently stored in RFIFO is given by RBC(4:0). Additional information is available in the RSIS register.
RFS	6	rsc	<ul> <li>Receive Frame Start - HDLC Channel 1</li> <li>This is an early receiver interrupt activated after the start of a valid frame has been detected, i.e. after an address match (in operation modes providing address recognition), or after the opening flag (transparent mode 0) is detected, delayed by two bytes. After an RFS interrupt, the contents of         <ul> <li>RAL1</li> <li>RSIS bits 3 to 1</li> <li>are valid and can be read by the external micro controller.</li> </ul> </li> </ul>
T8MS	5	rsc	<b>Receive Time Out 8 ms</b> Only active if multiframing is enabled. The framer has found the double framing (basic framing) FRS0.LFA = '0' and is searching for the multiframing. This interrupt is set to indicate that no multiframing was found within a time window of 8 ms. In multiframe synchronous state this interrupt is not generated. Refer also to floating multiframe alignment window.
RMB	4	rsc	<b>Receive Multiframe Begin</b> This bit is set with the beginning of a received CRC multiframe related to the internal receive line timing. In CRC multiframe format FMR2.RFS1 = '1' or in doubleframe format FMR2.RFS(1:0) = '01 <sub>b</sub> ' this interrupt occurs every 2 ms. If FMR2.RFS(1:0) = '00 <sub>b</sub> ' this interrupt is generated every doubleframe (512 bits).



Field	Bits	Туре	Description				
CASC	3	rsc	Received CAS Information Changed This bit is set with the updating of a received CAS multiframe information in the registers RS(16:1). If the last received CAS information is different to the previous received one, this interrupt is generated after update has been completed. This interrupt only occurs only in TS0 and TS16 synchronous state. The registers RS(16:1) should be read within the next 2 ms otherwise the contents is lost.				
CRC4	2	rsc	Receive CRC4 Error $0_B$ , No CRC4 error occurs. $1_B$ , The CRC4 check of the last received submultiframe failed.				
SA6SC	1	rsc	<b>Receive Sa6-Bit Status Changed</b> With every change of state of the received Sa6-bit combinations this interrupt is set.				
RPF	0	rsc	<b>Receive Pool Full</b> 32 bytes of a frame have arrived in the receive FIFO. The frame is not yet completely received.				



#### **Interrupt Status Register 1**

All bits are reset when ISR1 is read. If bit GCR.VIS is set, interrupt statuses in ISR1 are flagged although they are masked by register IMR1. However, these masked interrupt statuses neither generate a signal on INT (or INT1, INT2), nor are visible in register GIS, see **Chapter 3.4.4**.

ISR1_E Interrupt Status Register 1				fset 69 <sub>H</sub>			Reset Value 00 <sub>H</sub>	
7	6	5	4	3	2	1	0	
LLBSC	RDO	ALLS	XDU	ХМВ	SUEX	XLSC	XPR	
rsc	rsc	rsc	rsc	rsc	rsc	rsc	rsc	

Field	Bits	Туре	Description
LLBSC	7	rsc	<ul> <li>Line Loop-Back Status Change Depending on bit LCR1.EPRM the source of this interrupt status changed: <ul> <li>LCR1.EPRM = 0: This bit is set, if the LLB activate signal or the LLB deactivate signal, respectively, is detected over a period of 25 ms with a bit error rate less than 10<sup>-2</sup>. The LLBSC bit is also set, if the current detection status is left, i.e., if the bit error rate exceeds 10<sup>-2</sup>. The actual detection status can be read from the RSP.LLBAD and RSP.LLBDD, respectively.</li> <li>PRBS Status Change LCR1.EPRM = '1': With any change of state of the PRBS synchronizer this bit is set. The current status of the PRBS synchronizer is indicated in RSP.LLBAD.</li> </ul></li></ul>
RDO	6	rsc	Receive Data Overflow - HDLC Channel 1This interrupt status indicates that the external micro controller did notrespond fast enough to an RPF or RME interrupt and that data in RFIFOhas been lost. Even when this interrupt status is generated, the framecontinues to be received when space in the RFIFO is available again.Note: Whereas the bit RSIS.RDO in the frame status byte indicateswhether an overflow occurred when receiving the frame currentlyaccessed in the RFIFO, the ISR1.RDO interrupt status is generatedas soon as an overflow occurs and does not necessarily pertain tothe frame currently accessed by the processor.
ALLS	5	rsc	All Sent - HDLC Channel 1 This bit is set if the last bit of the current frame has been sent completely and XFIFO is empty. This bit is valid in HDLC mode only.
XDU	4	rsc	Transmit Data Underrun - HDLC Channel 1Transmitted frame was terminated with an abort sequence because no data was available for transmission in XFIFO and no XME was issued.Note: Transmitter and XFIFO are reset and deactivated if this condition occurs. They are reactivated not before this interrupt status register has been read. Thus, XDU should not be masked by register IMR1. Additionally, CMDR.SRES must be set after XDU occurs to reset the signalling transmitter.



Field	Bits	Туре	Description
XMB	3	rsc	<b>Transmit Multiframe Begin</b> This bit is set every 2 ms with the beginning of a transmitted multiframe related to the internal transmit line interface timing. Just before setting this bit registers XS(16:1) are copied in the transmit shift registers. The registers XS(16:1) are empty and has to be updated otherwise the contents is retransmitted.
SUEX	2	rsc	<ul> <li>Signaling Unit Error Threshold Exceeded - HDLC Channel 1         Masks the indication by interrupt that the selected error threshold for SS7             signaling units has been exceeded.         Note: SUEX is only valid, if SS7 mode is selected. If SUEX is caused by             an aborted/invalid frame, the interrupt will be issued regularly until             a valid frame is received (e.g. a FISU).         0<sub>B</sub> , Signaling unit error count below selected threshold         </li> </ul>
			1 <sub>B</sub> , Signaling unit error count exceeded selected threshold
XLSC	1	rsc	Transmit Line Status Change XLSC is set with the rising edge of the bit FRS1.XLO or with any change of bit FRS1.XLS. The actual status of the transmit line monitor can be read from the FRS1.XLS and FRS1.XLO.
XPR	0	rsc	<b>Transmit Pool Ready - HDLC Channel 1</b> A data block of up to 32 bytes can be written to the transmit FIFO. XPR enables the fastest access to XFIFO. It has to be used for transmission of long frames, back-to-back frames or frames with shared flags.



#### **Interrupt Status Register 2**

All bits are reset when ISR2 is read. If bit GCR.VIS is set, interrupt statuses in ISR2 are flagged although they are masked by register IMR2. However, these masked interrupt statuses neither generate a signal on INT (or INT1, INT2), nor are visible in register GIS, see **Chapter 3.4.4**.

ISR2_E Interrupt Status Register 2				set 6A <sub>H</sub>			Reset Value 00 <sub>H</sub>	
7	6	5	4	3	2	1	0	
FAR	LFA	MFAR	T400MS	AIS	LOS	RAR	RA	
rsc	rsc	rsc	rsc	rsc	rsc	rsc	rsc	

Field	Bits	Туре	Description				
FAR	7	rsc	<b>Frame Alignment Recovery</b> The framer has reached doubleframe synchronization. Set when bit FRS0.LFA is reset. It is set also after alarm simulation is finished and the receiver is still synchronous.				
LFA	6	rsc	<b>Loss of Frame Alignment</b> The framer has lost synchronization and bit FRS0.LFA is set. It is set during alarm simulation.				
MFAR	5	rsc	Multiframe Alignment Recovery Set when the framer has found two CRC-multiframes at an interval of n x 2 ms (n = 1, 2, 3, and so forth) without a framing error. At the same time bit FRS0.LMFA is reset.It is set also after alarm simulation is finished and the receiver is still synchronous. Only active if CRC-multiframe format is selected.				
T400MS	4	rsc	<b>Receive Time Out 400 ms</b> Only active if multiframing is enabled. The framer has found the doubleframes (basic framing) FRS0.LFA = '0' and is searching for the multiframing. This interrupt is set to indicate that no multiframing was found within a time window of 400 ms after basic framing has been achieved. In multiframe synchronous state this interrupt is not generated.				
AIS	3	rsc	Alarm Indication Signal This bit is set when an alarm indication signal is detected and bit FRS0.AIS is set. It is set during alarm simulation.If GCR.SCI is set high this interrupt status bit is set with every change of state of FRS0.AIS.				
LOS	2	rsc	<b>Loss-of-Signal</b> This bit is set when a loss-of-signal alarm is detected in the received bit stream and FRS0.LOS is set. It is set during alarm simulation.If GCR.SCI is set high this interrupt status bit is set with every change of state of FRS0.LOS.				
RAR	1	rsc	<b>Remote Alarm Recovery</b> Set if a remote alarm in TS0 is cleared and bit FRS0.RRA is reset. It is set also after alarm simulation is finished and no remote alarm is detected.				



Field	Bits	Туре	Description
RA	0	rsc	<b>Remote Alarm</b> Set if a remote alarm in TS0 is detected and bit FRS0.RRA is set. It is set during alarm simulation.



#### **Interrupt Status Register 3**

All bits are reset when ISR3 is read. If bit GCR.VIS is set, interrupt statuses in ISR3 are flagged although they are masked by register IMR3. However, these masked interrupt statuses neither generate a signal on INT (or INT1, INT2), nor are visible in register GIS, see **Chapter 3.4.4**.

ISR3_E Interrupt Status Register 3				fset 6B <sub>H</sub>			Reset Value 00 <sub>H</sub>	
7	6	5	4	3	2	1	0	
ES	SEC	LMFA16	AIS16	RA16	LTC	RSN	RSP	
rsc	rsc	rsc	rsc	rsc	rsc	rsc	rcs	

Field	Bits	Туре	Description				
ES	7	rsc	<ul> <li>Errored Second</li> <li>This bit is set if at least one enabled interrupt source by ESM is set during the time interval of one second. Interrupt sources of ESM register:</li> <li>LFA = Loss of frame alignment detected (FRS0.LFA)</li> <li>FER = Framing error received</li> <li>CER = CRC error received</li> <li>Alarm indication signal (FRS0.AIS)</li> <li>Loss-of-signal (FRS0.LOS)</li> <li>Code violation detected</li> <li>Receive Slip positive/negative detected</li> <li>E-Bit error detected (RSP.RS13/15)</li> </ul>				
SEC	6	rsc	Second Timer The internal one-second timer has expired. The timer is derived from clock RCLK or external pin SEC/FSC.				
LMFA16	5	rsc	Loss of Multiframe Alignment TS 16 Multiframe alignment of time slot 16 has been lost if two consecutive multiframe pattern are not detected or if in 16 consecutive time slot 16 all bits are reset. If register GCR.SCI is high this interrupt status bit is set with every change of state of FRS1.TS16LFA.				
AIS16	4	rsc	Alarm Indication Signal TS 16 Status Change The alarm indication signal AIS in time slot 16 for the 64 kbit/s channel associated signaling is detected or cleared. A change in bit FRS1.TS16AIS sets this interrupt. (This bit is set if the incoming TS 16 signal contains less than 4 zeros in each of two consecutive TS16- multiframe periods.)				
RA16	3	rsc	Remote Alarm Time Slot 16 Status Change A change in the remote alarm bit in CAS multiframe alignment word is detected.				
LTC	2	rsc	Loss of Transmit Clock Transmit clock TCLK has been lost. Transmit clock switching is performed if CMR6.ATCS = ´1´, see Chapter 3.7.3. Note: The actual status of TCLK is shown in the status bit CLKSTAT.TCLKLOS, see CLKSTAT_E.				



Field	Bits	Туре	Description
RSN	1	rsc	<b>Receive Slip Negative</b> The frequency of the receive route clock is greater than the frequency of the receive system interface working clock based on 2.048 MHz. A frame is skipped. It is set during alarm simulation. See <b>Chapter 4.1.7</b> .
RSP	0	rcs	<b>Receive Slip Positive</b> The frequency of the receive route clock is less than the frequency of the receive system interface working clock based on 2.048 MHz. A frame is repeated. It is set during alarm simulation. See <b>Chapter 4.1.7</b> .



#### **Interrupt Status Register 4**

All bits are reset when ISR4 is read. If bit GCR.VIS is set, interrupt statuses in ISR4 are flagged although they are masked by register IMR4. However, these masked interrupt statuses neither generate a signal on INT (or INT1, INT2), nor are visible in register GIS, see **Chapter 3.4.4**.

ISR4_E Interrupt Status Register 4				fset 6C <sub>H</sub>			Reset Value 00 <sub>H</sub>	
7	6	5	4	3	2	1	0	
XSP	XSN	RME2	RFS2	RDO2	ALLS2	XDU2	RPF2	
rsc	rsc	rsc	rsc	rsc	rsc	rsc	rsc	

Field	Bits	Туре	Description					
XSP	7	rsc	<b>Transmit Slip Positive</b> The frequency of the transmit clock is less than the frequency of the transmit system interface working clock based on 2.048 MHz. A frame is repeated. After a slip has performed writing of register XC1 is not necessary.					
XSN	6	rsc	<b>Transmit Slip Negative</b> The frequency of the transmit clock is greater than the frequency of the transmit system interface working clock based on 2.048 MHz. A frame is skipped. After a slip has performed writing of register XC1 is not necessary.					
RME2	5	rsc	<b>Receive Message End - HDLC Channel 2</b> One complete message of length less than 32 bytes, or the last part of a frame at least 32 bytes long is stored in the receive FIFO2, including the status byte. The complete message length can be determined reading register RBC2, the number of bytes currently stored in RFIFO2 is given by RBC2(6:0). Additional information is available in register RSIS2. $0_B$ , message receive in progress on HDLC channel 2. $1_B$ , one complete message has been stored in RFIFO2.					
RFS2	4	rsc	<ul> <li>Receive Frame Start - HDLC Channel 2</li> <li>This is an early receiver interrupt activated after the start of a valid frame has been detected, i.e. after an address match (in operation modes providing address recognition), or after the opening flag (transparent mode 0) is detected, delayed by two bytes. After an RFS2 interrupt, the contents of <ul> <li>RAL1</li> <li>RSIS2 bits 3 to 1</li> <li>are valid and can be read by the external micro controller.</li> <li>0<sub>B</sub> , no frame start has been detected on HDLC channel 2.</li> <li>1<sub>B</sub> , a frame start has been detected on HDLC channel 2, RAL1 and RSIS2(3:1) are valid.</li> </ul> </li> </ul>					



Field	Bits	Туре	Description
RDO2	3	rsc	Receive Data Overflow - HDLC Channel 2This interrupt status indicates that the external micro controller did notrespond fast enough to an RPF2 or RME2 interrupt and that data inRFIFO2 has been lost. Even when this interrupt status is generated, theframe continues to be received when space in the RFIFO2 is availableagain.Note: Whereas the bit RSIS2.RDO2 in the frame status byte indicateswhether an overflow occurred when receiving the frame currentlyaccessed in the RFIFO2, the ISR4.RDO2 interrupt status isgenerated as soon as an overflow occurs and does not necessarilypertain to the frame currently accessed by the processor.
			$      0_{B}  , \text{ no receive data overflow has been detected on HDLC channel 2.} \\      1_{B}  , \text{ a receive data overflow has been detected on HDLC channel 2.} $
ALLS2	2	rsc	All Sent - HDLC Channel 2This bit is set if the last bit of the current frame has been sent completelyand XFIFO2 is empty. This bit is valid in HDLC mode only. $0_B$ , data transmission is in progress on HDLC channel 2. $1_B$ , data transmission is idle on HDLC channel 2, XFIFO2 is empty.
XDU2	1	rsc	Transmit Data Underrun - HDLC Channel 2 Transmitted frame was terminated with an abort sequence because no data was available for transmission in XFIFO2 and no XME2 was issued.
			Note: Transmitter and XFIFO2 are reset and deactivated if this condition occurs. They are reactivated not before this interrupt status register has been read. Thus, XDU2 should not be masked via register IMR4. Additionally, CMDR3.SRES2 must be set after XDU occurs to reset the signaling transmitter.
			<ul> <li>0<sub>B</sub> , data transmission is in progress on HDLC channel 2.</li> <li>1<sub>B</sub> , data transmission has been stopped due to data underrun on HDLC channel 2.</li> </ul>
RPF2	0	rsc	$\begin{array}{c} \textbf{Receive Pool Full - HDLC Channel 2} \\ 32 \text{ bytes of a frame have arrived in the receive FIFO2. The frame is not} \\ yet completely received. \\ 0_{B}  , \text{ data reception is in progress on HDLC channel 2.} \\ 1_{B}  , \text{ data has been stored in RFIFO2 and can be read.} \end{array}$



#### **Interrupt Status Register 5**

All bits are reset when ISR5 is read. If bit GCR.VIS is set, interrupt statuses in ISR5 are flagged although they are masked via register IMR5. However, these masked interrupt statuses neither generate a signal on INT (or INT1, INT2), nor are visible in register GIS, see Chapter 3.4.4.

ISR5_E Interrupt Stat	us Register 5	5		fset 6D <sub>H</sub>			Reset Value 00 <sub>H</sub>	
7	6	5	4	3	2	1	0	
XPR2	XPR3	RME3	RFS3	RDO3	ALLS3	XDU3	RPF3	
rsc	rsc	rsc	rsc	rsc	rsc	rsc	rsc	

Field	Bits	Туре	Description
XPR2	7	rsc	Transmit Pool Ready - HDLC Channel 2         A data block of up to 32 bytes can be written to the transmit FIFO2. XPR2         enables the fastest access to XFIFO2. It has to be used for transmission         of long frames, back-to-back frames or frames with shared flags.         0 <sub>B</sub> , message transmission in progress on HDLC channel 2, XFIFO2 is busy.         1 <sub>B</sub> , XFIFO2 is ready to receive data.
XPR3	6	rsc	Transmit Pool Ready - HDLC Channel 3A data block of up to 32 bytes can be written to the transmit FIFO3. XPR3enables the fastest access to XFIFO3. It has to be used for transmissionof long frames, back-to-back frames or frames with shared flags.00message transmission in progress on HDLC channel 3, XFIFO32is busy.11011<
RME3	5	rsc	Receive Message End - HDLC Channel 3One complete message of length less than 32 bytes, or the last part of a frame at least 32 bytes long is stored in the receive FIFO3, including the status byte.The complete message length can be determined reading register RBC3, the number of bytes currently stored in RFIFO3 is given by RBC3(6:0).Additional information is available in register RSIS3. $0_B$ , message receive in progress on HDLC channel 3. $1_B$ , one complete message has been stored in RFIFO3.



Field	Bits	Туре	Description				
RFS3 4 rsc		rsc	<ul> <li>Receive Frame Start - HDLC Channel 3</li> <li>This is an early receiver interrupt activated after the start of a valid frame has been detected, i.e. after an address match (in operation modes providing address recognition), or after the opening flag (transparent mode 0) is detected, delayed by two bytes. After an RFS2 interrupt, the contents of <ul> <li>RAL1</li> <li>RSIS3 bits 3 to 1</li> <li>are valid and can be read by the external micro controller.</li> </ul> </li> <li>0<sub>B</sub> , no frame start has been detected on HDLC channel 3.</li> <li>1<sub>B</sub> , a frame start has been detected on HDLC channel 3, RAL1 and RSIS3(3:1) are valid.</li> </ul>				
RDO3	3	rsc	<ul> <li>Receive Data Overflow - HDLC Channel 3</li> <li>This interrupt status indicates that the external micro controller did not respond fast enough to an RPF3 or RME3 interrupt and that data in RFIFO3 has been lost. Even when this interrupt status is generated, the frame continues to be received when space in the RFIFO3 is available again.</li> <li>Note: Whereas the bit RSIS3.RDO3 in the frame status byte indicates whether an overflow occurred when receiving the frame currently accessed in the RFIFO3, the ISR5.RDO3 interrupt status is generated as soon as an overflow occurs and does not necessarily pertain to the frame currently accessed by the processor.</li> </ul>				
ALLS3	2	rsc	$\begin{array}{l} 0_{B} & \text{, no receive data overflow has been detected on HDLC channel 3.} \\ 1_{B} & \text{, a receive data overflow has been detected on HDLC channel 3.} \\ \hline \textbf{All Sent - HDLC Channel 3} \\ \hline \text{This bit is set if the last bit of the current frame has been sent completely} \\ \text{and XFIFO3 is empty. This bit is valid in HDLC mode only.} \\ 0_{B} & \text{, data transmission is in progress on HDLC channel 3.} \end{array}$				
XDU3	1	rsc	<ul> <li>1<sub>B</sub>, data transmission is idle on HDLC channel 3, XFIFO3 is empty.</li> <li>Transmit Data Underrun - HDLC Channel 3</li> <li>Transmitted frame was terminated with an abort sequence because no data was available for transmission in XFIFO3 and no XME3 was issued.</li> <li>Note: Transmitter and XFIFO3 are reset and deactivated if this condition occurs. They are reactivated not before this interrupt status register has been read. Thus, XDU3 should not be masked via register IMR5. Additionally, CMDR4.SRES3 must be set after XDU occurs to reset the signaling transmitter.</li> </ul>				
			<ul> <li>0<sub>B</sub> , data transmission is in progress on HDLC channel 3.</li> <li>1<sub>B</sub> , data transmission has been stopped due to data underrun on HDLC channel 3.</li> </ul>				
RPF3	0	rsc	$\begin{array}{l} \textbf{Receive Pool Full - HDLC Channel 3} \\ 32 \text{ bytes of a frame have arrived in the receive FIFO3. The frame is not yet completely received.} \\ 0_{B}  , \text{ data reception is in progress on HDLC channel 3.} \\ 1_{B}  , \text{ data has been stored in RFIFO3 and can be read.} \end{array}$				



#### **Global Interrupt Status Register**

This status register points to pending interrupts sourced by ISR(7:0), see Chapter 3.4.4.

	GIS_E Global Interrupt Status Register				fset 6E <sub>H</sub>			Reset Value 00 <sub>H</sub>
Г	7	6	5	4	3	2	1	0
	ISR7	ISR6	ISR5	ISR4	ISR3	ISR2	ISR1	ISR0
	rsc	rsc	rsc	rsc	rsc	rsc	rsc	rsc

Field	Bits	Туре	Description
ISR7	7	rsc	Interrupt Status Register 7 Pointer
			$0_B$ , no interrupt is pending in ISR6. $1_B$ , at least one interrupt is pending in ISR6.
ISR6	6	rsc	Interrupt Status Register 6 Pointer
			$0_B$ , no interrupt is pending in ISR6. $1_B$ , at least one interrupt is pending in ISR6.
ISR5	5	rsc	Interrupt Status Register 5 Pointer
			$0_B$ , no interrupt is pending in ISR5. $1_B$ , at least one interrupt is pending in ISR5.
ISR4	4	rsc	Interrupt Status Register 4 Pointer
			$0_B$ , no interrupt is pending in ISR4. $1_B$ , at least one interrupt is pending in ISR4.
ISR3	3	rsc	Interrupt Status Register 3 Pointer
			$0_B$ , no interrupt is pending in ISR3. $1_B$ , at least one interrupt is pending in ISR3.
ISR2	2	rsc	Interrupt Status Register 2 Pointer
			$0_B$ , no interrupt is pending in ISR2. $1_B$ , at least one interrupt is pending in ISR2.
ISR1	1	rsc	Interrupt Status Register 1 Pointer
			$0_B$ , no interrupt is pending in ISR1. $1_B$ , at least one interrupt is pending in ISR1.
ISR0	0	rsc	Interrupt Status Register 0 Pointer
			$0_B$ , no interrupt is pending in ISR0. $1_B$ , at least one interrupt is pending in ISR0.



### **Channel Interrupt Status Register**

This status register points to pending interrupts of channels 1to 8, see Chapter 3.4.4.

CIS_E Channel Interrupt Status Register				fset 6F <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
GIS8_PL LLS	GIS7	GIS6	GIS5	GIS4	GIS3	GIS2	GIS1
rsc	rsc	rsc	rsc	rsc	rsc	rsc	rsc

Field	Bits	Туре	Description
GIS8_PLLLS	7	rsc	GIS 8: Global Interrupt Status of Channel 8
			Note: Different function of this bit: PLLLS if COMP = '1'; GIS 8 if COMP = '0' , see <b>Figure 17</b> and <b>Figure 18</b> .
			<ul> <li>0<sub>B</sub> , no interrupt is pending on channel 8.</li> <li>1<sub>B</sub> , at least one interrupt is pending on channel 8, read GIS of channel 8 for more information.</li> <li>PLLLS: PLL Lock Status</li> </ul>
			This bit shows the lock status of the internal PLL. Note: PLLLS only if COMP = ´1´. PLLLS (for COMP = ´1´) has the same value as PLLLS in register GIS2 (which is used for COMP = ´0´). For both pseudo QuadFALCs (if COMP = ´1´) PLLLS has the same value.
			$0_B$ , PLL is unlocked. $1_B$ , PLL is locked.
GIS7	6	rsc	Global Interrupt Status of Channel 7
			Note: Only if COMP = ´0´, see <b>Figure 18</b> .
			<ul> <li>0<sub>B</sub> , no interrupt is pending on channel 7.</li> <li>1<sub>B</sub> , at least one interrupt is pending on channel 7, read GIS of channel 7 for more information.</li> </ul>
GIS6	5	rsc	Global Interrupt Status of Channel 6
			Note: Only if COMP = '0', see Figure 18. $0_B$ , no interrupt is pending on channel 6. $1_B$ , at least one interrupt is pending on channel 6, read GIS of channel 6 for more information.



### E1 RegistersChannel Interrupt Status Register

Field	Bits	Туре	Description
GIS5	4	rsc	Global Interrupt Status of Channel 5
			Note: Only if COMP = '0', see <b>Figure 18</b> .
			<ul> <li>0<sub>B</sub> , no interrupt is pending on channel 5.</li> <li>1<sub>B</sub> , at least one interrupt is pending on channel 5, read GIS of channel 5 for more information.</li> </ul>
GIS4	3	rsc	Global Interrupt Status of Channel 4
			<ul> <li>0<sub>B</sub> , no interrupt is pending on channel 4.</li> <li>1<sub>B</sub> , at least one interrupt is pending on channel 4, read GIS of channel 4 for more information.</li> </ul>
GIS3	2	rsc	Global Interrupt Status of Channel 3
			<ul> <li>0<sub>B</sub> , no interrupt is pending on channel 3.</li> <li>1<sub>B</sub> , at least one interrupt is pending on channel 3, read GIS of channel 3 for more information.</li> </ul>
GIS2	1	rsc	Global Interrupt Status of Channel 2
			<ul> <li>0<sub>B</sub> , no interrupt is pending on channel 2.</li> <li>1<sub>B</sub> , at least one interrupt is pending on channel 2, read GIS of channel 2 for more information.</li> </ul>
GIS1	0	rsc	Global Interrupt Status of Channel 1
			<ul> <li>0<sub>B</sub> , no interrupt is pending on channel 1.</li> <li>1<sub>B</sub> , at least one interrupt is pending on channel 1, read GIS of channel 1 for more information.</li> </ul>



#### E1 RegistersReceive CAS Register 1

#### **Receive CAS Register 1**

Each register except RS1 contains the received CAS bits for two time slots, see **Chapter 4.3.5.3**. The received CAS multiframe is compared to the previously received one. If the contents changed a CAS multiframe changed interrupt (ISR0.CASC) is generated and informs the user that a new multiframe has to be read within the next 2 ms. If requests for reading the RS(16:1) register are ignored, the received data is lost. RS1 contains frame 0 of the CAS multiframe. MSB is received first.

Additionally a receive signaling data change pointer indicates an update of register RS(16:1). Refer also to register RSP(2:1). Access to RS(16:1) registers is only valid if the serial receive signaling access on the system highway is disabled.

RS1_E Receive CAS Register 1				fset 70 <sub>H</sub>			Reset Value xx <sub>H</sub>	
	7	6	5	4	3	2	1	0
			)	1	X1	Y1	X2	Y2
		I	r		r	r	r	r

Field	Bits	Туре	Description
0	7:4	r	Receive CAS bits
X1	3	r	
Y1	2	r	
X2	1	r	
Y2	0	r	



#### E1 RegistersReceive CAS Register 2

#### **Receive CAS Register 2**

See description of Receive CAS Register 1

RS2_E Receive CAS Register 2					iset 71 <sub>H</sub>			Reset Value xx <sub>H</sub>
	7	6	5	4	3	2	1	0
	A1	B1	C1	D1	A16	B16	C16	D16
	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
A1	7	r	Receive CAS bits
B1	6		
C1	5		
D1	4		
A16	3		
B16	2		
C16	1		
D16	0		

#### **Similar Registers**

Registers RS3 to RS16 have the same layout and description.

The Offset Addresses are listed in RSn Overview, for bit names refer to Receive CAS Registers.

#### Table 96 RSn Overview

Register Short Name	Register Long Name	Offset Address	Page Number
RS3	Receive CAS Register 3	72 <sub>H</sub>	
RS4	Receive CAS Register 4	73 <sub>H</sub>	
RS5	Receive CAS Register 5	74 <sub>H</sub>	
RS6	Receive CAS Register 6	75 <sub>H</sub>	
RS7	Receive CAS Register 7	76 <sub>H</sub>	
RS8	Receive CAS Register 8	77 <sub>H</sub>	
RS9	Receive CAS Register 9	78 <sub>H</sub>	
RS10	Receive CAS Register 10	79 <sub>H</sub>	
RS11	Receive CAS Register 11	7A <sub>H</sub>	
RS12	Receive CAS Register 12	7B <sub>H</sub>	
RS13	Receive CAS Register 13	7C <sub>H</sub>	
RS14	Receive CAS Register 14	7D <sub>H</sub>	
RS15	Receive CAS Register 15	7E <sub>H</sub>	
RS16	Receive CAS Register 16	7F <sub>H</sub>	



### E1 RegistersSimilar Registers

Table 97	Receive CAS Registers									
	7	6	5	4	3	2	1	0		
RS1	0	0	0	0	X1	Y	X2	X2		
RS2	A1	B1	C1	D1	A16	B16	C16	D16		
RS3	A2	B2	C2	D2	A17	B17	C17	D17		
RS4	A3	B3	C3	D3	A18	B18	C18	D18		
RS5	A4	B4	C4	D4	A19	B19	C19	D19		
RS6	A5	B5	C5	D5	A20	B20	C20	D20		
RS7	A6	B6	C6	D6	A21	B21	C21	D21		
RS8	A7	B7	C7	D7	A22	B22	C22	D22		
RS9	A8	B8	C8	D8	A23	B23	C23	D23		
RS10	A9	B9	C9	D9	A24	B24	C24	D24		
RS11	A10	B10	C10	D10	A25	B25	C25	D25		
RS12	A11	B11	C11	D11	A26	B26	C26	D26		
RS13	A12	B12	C12	D12	A27	B27	C27	D27		
RS14	A13	B13	C13	D13	A28	B28	C28	D28		
RS15	A14	B14	C14	D14	A29	B29	C29	D29		
RS16	A15	B15	C15	D15	A30	B30	C30	D30		



### E1 RegistersReceive Byte Count Register 2

### **Receive Byte Count Register 2**

RBC2_E Receive Byte Count Register 2				fset 0 <sub>H</sub>		Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0	
OV2		1	1	RBC2	1			
r				r			·	

Field	Bits	Туре	Description	
OV2	7	r	Counter Overflow - HDLC Channel 2	
			$0_{\rm B}$ , Less than or equal to 128 bytes received $1_{\rm B}$ , More than 128 bytes received	
RBC2	6:0	r	Receive Byte Count - HDLC Channel 2 Indicates the length of a received frame.	



### E1 RegistersReceive Byte Count Register 3

### **Receive Byte Count Register 3**

RBC3_E Receive Byte Count Register 3				Offset xx91 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
	7	6	5	4	3	2	1	0	
	OV3				RBC3	1			
	r		·		r				

Field	Bits	Туре	Description	
OV3	7	r	Counter Overflow - HDLC Channel 3	
			$0_{\rm B}$ , Less than or equal to 128 bytes received $1_{\rm B}$ , More than 128 bytes received	
RBC3	6:0	r	Receive Byte Count - HDLC Channel 3 Indicates the length of a received frame.	



### E1 RegistersSignaling Status Register 3

### Signaling Status Register 3

SIS3_E Signaling Status Register 3				Offset xx9A <sub>H</sub>			Reset Value 00 <sub>H</sub>		
	7	6	5	4	3	2	1	0	
	XDOV3	XFW3	XREP3	Res	RLI3	CEC3	Res		
l	r	r	r		r	r		<u>.</u>	

Field	Bits	Туре	Description
XDOV3	7	r	<ul> <li>Transmit Data Overflow - HDLC Channel 3</li> <li>More than 32 bytes (if CCR4.RFT23 = '0') or 64 bytes (if CCR4.RFT23 = '1') have been written to the XFIFO. See also Chapter 3.4.3. This bit is cleared either</li> <li>By a transmitter reset command XRES</li> <li>When all bytes in the accessible half of the XFIFO have been moved in the inaccessible half (shadow register).</li> <li>0<sub>B</sub> , normal FIFO operation.</li> <li>1<sub>B</sub> , number of bytes written to the FIFO exceeds the FIFO size.</li> </ul>
XFW3	6	r	Transmit FIFO Write Enable - HDLC Channel 3 $0_B$ , FIFO is not ready, don't write to FIFO. $1_B$ , FIFO is ready to accept data.
XREP3	5	r	Transmission Repeat - HDLC Channel 3 $0_B$ , no repeated transmission in progress. $1_B$ , repeated transmission in progress.
RLI3	3	r	Receive Line Inactive - HDLC Channel 3 $0_B$ , HDLC data or interframe time fill are being received. $1_B$ , neither data nor flags as interframe time fill are received.
CEC3	2	r	<ul> <li>Command Executing - HDLC Channel 3</li> <li>Note: CEC3 will be active up to 2.5 periods of the current system data rate after a command has been written to CMDR4.</li> <li>0<sub>B</sub> , No command is currently executed, the CMDR4 register can be written to.</li> <li>1<sub>B</sub> , A command (written previously to CMDR4) is currently executed, no further command can be temporarily written in CMDR4 register.</li> </ul>



#### E1 RegistersReceive Signaling Status Register 3

#### **Receive Signaling Status Register 3**

RSIS3 relates to the last received HDLC channel 3 frame; it is copied into RFIFO3 when end-of-frame is recognized (last byte of each stored frame).

	RSIS3_E Receive Sign	aling Status	Register 3		fset 9B <sub>H</sub>			Reset Value 00 <sub>H</sub>
r	7	6	5	4	3	2	1	0
	VFR3	RDO3	CRC163	RAB3	HA13	HA03	Res	LA3
·	rsc	rsc	rsc	rsc	rsc	rsc		rsc

Field	Bits	Туре	Description
VFR3	7	rsc	Valid Frame - HDLC Channel 3
			Determines whether a valid frame has been received.
			An invalid frame is either
			<ul> <li>A frame which is not an integer number of 8 bits (nx8 bits) in length (e.g. 25 bits), or</li> </ul>
			A frame which is too short taking into account the operation mode
			selected via MODE3 (MDS3(2:0)) and the selection of receive CRC ON/OFF (CCR4.RCRC3) as follows: MDS3(2:0) = $(011_b)$ (16-bit Address), RCRC3 = $(0)$ : 4 bytes; RCRC3 = $(1)$ : 3 or 4 bytes or
			MDS3(2:0) = $(0.14)$ bytes, RCRC3 = $(0.14)$ bytes of MDS3(2:0) = $(0.10)$ (8-bit Address), RCRC3 = $(0.13)$ bytes; RCRC3 = $(1.12)$ or 3 bytes
			Note: Shorter frames are not reported.
			0 <sub>B</sub> , Received frame is invalid
			$1_{\rm B}$ , Received frame is valid
RDO3	6	rsc	Receive Data Overflow - HDLC Channel 3
			A data overflow has occurred during reception of the frame. Additionally,
			an interrupt can be generated
			(refer to ISR5.RDO3/IMR5.RDO3).
			0 <sub>B</sub> , normal receive operation.
			1 <sub>B</sub> , data overflow has occurred during reception.
CRC163	5	rsc	CRC16 Compare/Check - HDLC Channel 3
			0 <sub>B</sub> , CRC check failed; received frame contains errors.
			1 <sub>B</sub> , CRC check o.k.; received frame is error-free.
RAB3	4	rsc	Receive Message Aborted - HDLC Channel 3
			This bit is set, if more than 5 contiguous 1-bits are detected.
			$0_{\rm B}$ , data reception is in progress.
			1 <sub>B</sub> , data reception has been aborted.



# E1 RegistersReceive Signaling Status Register 3

Field	Bits	Туре	Description
HA13	3	rsc	High Byte Address Compare - HDLC Channel 3
HA03	2		Significant only if 2-byte address mode is selected. In operating modes which provide high byte address recognition, the OctalFALCTM compares the high byte of a 2-byte address with the contents of two individually programmable registers (RAH1, RAH2) and the fixed values 'FE <sub>H</sub> ' and FC <sub>H</sub> (broadcast address). Depending on the result of this comparison, the following bit combinations are possible:
			<ul> <li>Note: If RAH1, RAH2 contain identical values, a match is indicated by "10" or "11".</li> <li>00<sub>B</sub> , RAH2 has been recognized</li> <li>01<sub>B</sub> , Broadcast address has been recognized</li> <li>10<sub>B</sub> , RAH1 has been recognized C/R = '0' (bit 1)</li> </ul>
	0		$11_{B}$ , RAH1 has been recognized C/R = '1' (bit 1)
LA3	0	rsc	Low Byte Address Compare - HDLC Channel 3 Significant in HDLC modes only. The low byte address of a 2-byte address field, or the single address byte of a 1-byte address field is compared with two registers. (RAL1, RAL2). $0_B$ , RAL2 has been recognized $1_B$ , RAL1 has been recognized



### E1 RegistersReceive FIFO 2 Lower Byte

### Receive FIFO 2 Lower Byte

	RFIFO2L_E Receive FIFC	) 2 Lower Byte	e		fset 9C <sub>H</sub>			Reset Value xx <sub>H</sub>
Г	7	6	5	4	3	2	1	0
	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0
L	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
RF7	7	r	Receive FIFO - HDLC Channel 2
RF6	6	r	The function is equivalent to RFIFO1L of HDLC channel 1.
RF5	5	r	
RF4	4	r	
RF3	3	r	
RF2	2	r	
RF1	1	r	
RF0	0	r	



### E1 RegistersReceive FIFO 2 Higher Byte

### **Receive FIFO 2 Higher Byte**

	RFIFO2H_E Receive FIFC	) 2 Higher Byt	e		fset 9D <sub>H</sub>			Reset Value xx <sub>H</sub>
,	7	6	5	4	3	2	1	0
	RF15	RF14	RF13	RF12	RF11	RF10	RF9	RF8
·	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
RF15	7	r	Receive FIFO - HDLC Channel 2
RF14	6	r	The function is equivalent to RFIFO1H of HDLC channel 1.
RF13	5	r	
RF12	4	r	
RF11	3	r	
RF10	2	r	
RF9	1	r	
RF8	0	r	



### E1 RegistersReceive FIFO 3 Lower Byte

### **Receive FIFO 3 Lower Byte**

	RFIFO3L_E Receive FIFC	) 3 Lower Byte	e		fset 9E <sub>H</sub>			Reset Value xx <sub>H</sub>
Г	7	6	5	4	3	2	1	0
	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0
L	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
RF7	7	r	Receive FIFO - HDLC Channel 3
RF6	6	r	The function is equivalent to RFIFO1L of HDLC channel 1.
RF5	5	r	
RF4	4	r	
RF3	3	r	
RF2	2	r	
RF1	1	r	
RF0	0	r	



### E1 RegistersReceive FIFO 3 Higher Byte

### **Receive FIFO 3 Higher Byte**

RFIFO3H_E Receive FIFO 3 Higher Byte					fset 9F <sub>H</sub>			Reset Value xx <sub>H</sub>
r	7	6	5	4	3	2	1	0
	RF15	RF14	RF13	RF12	RF11	RF10	RF9	RF8
·	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
RF15	7	r	Receive FIFO - HDLC Channel 3
RF14	6	r	The function is equivalent to RFIFO1H of HDLC channel 1.
RF13	5	r	
RF12	4	r	
RF11	3	r	
RF10	2	r	
RF9	1	r	
RF8	0	r	



### E1 RegistersSignaling Status Register 2

### Signaling Status Register 2

	IS2_E ignaling Sta	tus Register	2	Offset xxA9 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
_	7	6	5	4	3	2	1	0	
	XDOV2	XFW2	XREP2	Res	RLI2	CEC2	R	les	
	rsc	rsc	rsc		rsc	rsc			

Field	Bits	Туре	Description
XDOV2	7	rsc	<ul> <li>Transmit Data Overflow - HDLC Channel 2</li> <li>More than 32 bytes (if CCR3.RFT22 = '0') or 64 bytes (if CCR3.RFT22 = '1') have been written to the XFIFO.This bit is cleared either</li> <li>By a transmitter reset command XRES or</li> <li>When all bytes in the accessible half of the XFIFO have been moved in the inaccessible half (shadow register).</li> <li>0<sub>B</sub> , normal FIFO operation.</li> <li>1<sub>B</sub> , number of bytes written to the FIFO exceeds the FIFO size.</li> </ul>
XFW2	6	rsc	Transmit FIFO Write Enable - HDLC Channel 2 $0_B$ , FIFO is not ready, don't write to FIFO. $1_B$ , FIFO is ready to accept data.
XREP2	5	rsc	Transmission Repeat - HDLC Channel 200, no repeated transmission in progress.1, repeated transmission is in progress.
RLI2	3	rsc	Receive Line Inactive - HDLC Channel 2 $0_B$ , HDLC data or interframe time fill are being received. $1_B$ , neither data nor flags as interframe time fill are received.
CEC2	2	rsc	<ul> <li>Command Executing - HDLC Channel 2</li> <li>Note: CEC2 will be high for about 2.5 periods of the system data rate after a command has been written to CMDR3.</li> <li>0<sub>B</sub> , no command is currently executing, CMDR3 can be written.</li> <li>1<sub>B</sub> , a command is in progress, don't write to CMDR3.</li> </ul>



### E1 RegistersReceive Signaling Status Register 2

### **Receive Signaling Status Register 2**

RSIS2_E Receive Signaling Status Register 2				Offset xxAA <sub>H</sub>			Reset Value 00 <sub>H</sub>		
r	7	6	5	4	3	2	1	0	
	VFR2	RDO2	CRC162	RAB2	H	A2	Res	LA2	
·	rsc	rsc	rsc	rsc	rs	SC		rsc	

Field	Bits	Туре	Description
VFR2	7	rsc	Valid Frame - HDLC Channel 2Indicates whether a valid frame has been received. An invalid frame isflagged if- the frame length is not an integer multiple of 8 bytes- the frame is too short (the lower limit depends on the selection ofMODE2.MDS2 and CCR3.RCRC2). $1_B$ , received frame is invalid. $0_B$ , received frame is valid.
RDO2	6	rsc	Receive Data Overflow - HDLC Channel 2         0 <sub>B</sub> , normal receive operation.         1 <sub>B</sub> , data overflow has occurred during reception.
CRC162	5	rsc	CRC16 Compare/Check - HDLC Channel 2 $0_B$ , CRC error check failed on the received frame. $1_B$ , received frame if free of CRC errors.
RAB2	4	rsc	$\begin{array}{c} \textbf{Receive Message Aborted- HDLC Channel 2} \\ \text{Message abortion is declared, if more than five contiguous `1' bits are received.} \\ \textbf{0}_{B}  , data reception is in progress. \\ \textbf{1}_{B}  , data reception has been aborted.} \end{array}$
HA2	3:2	rsc	<ul> <li>High Byte Address Compare - HDLC Channel 2</li> <li>These bits are used in two-byte addressing mode only. In addressing modes using high byte recognition, the high byte of the received address is compared with two individually programmable registers (RAH1 and RAH2) as well as with the fixed values 'FE<sub>H</sub>' and 'FC<sub>H</sub>' (broadcast address).</li> <li>Note: If RAH1 and RAH2 are set to identical values, a match is indicated by either "10" or "11".</li> <li>00<sub>B</sub> , RAH2 has been recognized.</li> <li>01<sub>B</sub> , broadcast address has been recognized.</li> <li>10<sub>B</sub> , RAH1 has been recognized, C/R = '0'.</li> </ul>



# E1 RegistersReceive Signaling Status Register 2

Field	Bits	Туре	Description
LA2	0	rsc	Low Byte Address Compare - HDLC Channel 2         This bit is used in HDLC modes only. The low byte address of a two-byte address or a single-byte address are compared with two programmable values (RAL1 and RAL2).         1 <sub>B</sub> , received low address byte matches the value programmed to RAL2.         0 <sub>B</sub> , received low address byte matches the value programmed to RAL1.



#### E1 RegistersMulti Function Port Input Register

#### **Multi Function Port Input Register**

This register always reflects the state of the multi function ports, see **Chapter 3.8**. If used as an input, the according port should be switched to general purpose input mode. If not, the programmed output signal can be monitored through this register (see registers PC1 to PC4).

MFPI_E Multi Function Port Input Register			Off xx/		Reset Valu xx		
7	6	5	4	3	2	1	0
Res	RPC	RPB	RPA	R	es	ХРВ	ХРА
	r	r	r			r	r

Field	Bits	Туре	Description
RPC	6	r	RPC Input Level
			$0_{B}$ , Low level on pin RPC. $1_{B}$ , High level on pin RPC.
RPB	5	r	RPB Input Level
			0 <sub>B</sub> , Low level on pin RPB. 1 <sub>B</sub> , High level on pin RPB.
RPA	4	r	RPA Input Level
			0 <sub>B</sub> , Low level on pin RPA. 1 <sub>B</sub> , High level on pin RPA.
ХРВ	1	r	XPB Input Level
			0 <sub>B</sub> , Low level on pin XPB. 1 <sub>B</sub> , High level on pin XPB.
XPA	0	r	XPA Input Level
			0 <sub>B</sub> , Low level on pin XPA. 1 <sub>B</sub> , High level on pin XPA.



#### E1 RegistersInterrupt Status Register 6

#### Interrupt Status Register 6

For T1/J1: Note that detection of Out-Band Loop messages (BOM codes) is only possible either on the line side or the system side, dependent on the configuration of the HDLC/BOM controller 1: If the HDLC/BOM controller 1 is attached to the line side (MODE.HDLCI = '0' for HDLC channel1) only BOM messages on the line side can be detected. If the HDLC/BOM controller 1 is attached to the system side (MODE.HDLCI = '1') only BOM messages on the system side can be detected, see also **Chapter 5.5.8**.

ISR6_E Interrupt Sta	tus Register	6		Offset xxAC <sub>H</sub>				
7	6	5	4	3	2	1	0	
SOLSU	SOLSD	LOLS	U LOLSD	SILSU	SILSD	LILSU	LILSD	
rsc	rsc	rsc	rsc	rsc	rsc	rsc	rsc	
Field	Bits	Туре	Description					
			System Out-Band Loop Switching Up detected Only for T1, see Chapter 5.5.8.					

			Only for T1, see Chapter 5.5.8. System loop up code (payload loopback activate message) detected and payload loop is switched on if ALS.SOLS is set.
SOLSD	6	rsc	System Out-Band Loop Switching Down detectedOnly for T1, see Chapter 5.5.8.System loop down code (payload loopback deactivate message)detected and payload loop is switched off if ALS.SOLS is set.
LOLSU	5	rsc	Line Out-Band Loop Switching Up detectedOnly for T1, see Chapter 5.5.8.Line loop up code (line loopback activate message) detected and lineloop is switched on if ALS.LOLS is set.
LOLSD	4	rsc	Line Out-Band Loop Switching Down detectedOnly for T1, see Chapter 5.5.8.Line loop down code (line loopback deactivate message) detected andline loop is switched off if ALS.LOLS is set.
SILSU	3	rsc	System In-Band Loop Switching Up detectedSee Chapter 4.5.6.System loop up code detected and payload loop is switched on ifALS.SILS is set.
SILSD	2	rsc	System In-Band Loop Switching Down detectedSee Chapter 4.5.6.System loop down code detected and payload loop is switched off ifALS.SILS is set.
LILSU	1	rsc	Line In-Band Loop Switching Up InterruptSee Chapter 4.5.6.Line loop up code detected and line loop is switched on if ALS.LILS is set.
LILSD	0	rsc	Line In-Band Loop Switching Down Interrupt See Chapter 4.5.6. Line loop down code detected and line loop is switched off if ALS.LILS is set.



#### E1 RegistersGlobal Interrupt Status 2

#### **Global Interrupt Status 2**

Interrupt status register for the PLL of the master clocking unit.

GIS2_E Global Interrupt Status 2					iset AD <sub>H</sub>			Reset Value 00 <sub>H</sub>	
_	7	6	5	4	3	2	1	0	
			Res		1	PLLIC	PLLLS	PLLLC	
		1	I	1	I	rsc	r	rsc	

Field	Bits	Туре	Description
PLLLS	1	r	PLL Locked Status Information
			Note: PLLLS is only a status bit, not an interrupt status bit, so type is r and not rsc. This bit is valid independent on value of COMP. For COMP = '0' this bit must be used instead of bit 7 of register CIS which has then the function GIS8.
			0 <sub>B</sub> , PLL is unlocked.
			1 <sub>B</sub> , PLL is locked
PLLLC	0	rsc	PLL Locked Status Change
			<ul> <li>0<sub>B</sub> , no change of PLL lock status since last read of this register.</li> <li>1<sub>B</sub> , PLL lock status has changed since last read. Status information is available in bit PLLLS.</li> </ul>



#### E1 RegistersInterrupt Status Register 7

#### Interrupt Status Register 7

All bits are reset when ISR7 is read. If bit GCR.VIS is set, interrupt statuses in ISR7 are flagged although they are masked by register IMR7. However, these masked interrupt statuses neither generate a signal on INT (or INT1, INT2), nor are visible in register GIS, see **Chapter 3.4.4**.

ISR7_E Interrupt Sta	tus Register 7	7	Offset xxD8 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0	
	Res	1	XCLKSS1	XCLKSS0		Res		
			rsc	rsc			•	

Field	Bits	Туре	Description	
XCLKSS1	4	rsc	XCLK Source Switched 1 See Chapter 3.7.3. Shows if an automatically switching of the DCC reference between TCLK and SCLK was performed. If automaticall switching is not enabled (CMR6.ATCS = '0'), this bit is always '0'. that the status of TCLK is shown independent on CMR6.ATC in reg CLKSTAT_E.	
XCLKSS0	3	rsc	XCLK Source Switched 0 See Chapter 3.7.3. Shows if an automatically switching of the XCLK source between TCLK and DCO-X output was performed. If automatically switching is not enabled (CMR6.ATCS = '0'), this bit is always '0'. Note that the status of TCLK is shown independent on CMR6.ATC in register CLKSTAT_E.	



### E1 RegistersPRBS Status Register

### **PRBS Status Register**

	PRBSSTA_E PRBS Status				fset DA <sub>H</sub>			Reset Value 0x <sub>H</sub>
Г	7	6	5	4	3	2	1	0
			Res				PRS	
L		1	1	1	1	1	r	1]

Field	Bits	Туре	Description
PRS	2:0	r	PRBS Status Information
			Note: Every change of the bits PRS sets the interrupt bit ISR1.LLBSC if register bit LCR1.EPRM is set. No pattern is also detected in case alarm simulation is performed by the device. Detection of all_zero or all_ones is done over 12, 16, 21 or 24 consecutive bits, dependent on the choosed PRBS polynomial (11, 15, 20 or 23). Because every bit error in the PRBS increments the bit error counter BEC, no special status information like "PRBS detected with errors" is given here.
			$000_{B}$ , no pattern detected. $001_{B}$ , reserved.
			010 <sub>B</sub> , PRBS pattern detected. 011 <sub>B</sub> , inverted PRBS pattern detected.
			$100_{\rm B}$ , reserved.
			101 <sub>B</sub> , reserved.
			$110_{\rm B}^{\rm o}$ , all-zero pattern detected.
			111 <sub>B</sub> , all-ones pattern detected.



### E1 RegistersDevice Status Register

### **Device Status Register**

See Figure 96.

DSTR <u>.</u> Device		s Register			fset E7 <sub>H</sub>			Reset Value 0x <sub>H</sub>
	7	6	5	4	3	2	1	0
			Re	es			QFN	СОМР
		1					r	r

Field	Bits	Туре	Description
QFN	1	r	QuadFALC® Number
			Note: See <b>Figure 96</b> for more detail. This bit is valid only if COMP = $(1)$ .
			$0_B$ , A10/CS2 is low (pseudo QuadFALC® #0 has been selected).
			1 <sub>B</sub> , pseudo QuadFALC® #1 has been selected.
COMP	0	r	COMP Input Signal Status
			Note: See <b>Figure 96</b> for more detail.
			0 <sub>B</sub> , COMP input signal is low, OctalFALC mode is selected.
			1 <sub>B</sub> , COMP input signal is high, QuadFALC® compatibility mode is selected.



### **Clock Status Register**

The bits show the current status of the input clocks TCLK and SCLKX.

CLKSTAT_E Clock Status Register				<sup>i</sup> set FE <sub>H</sub>			Reset Value xx <sub>H</sub>
7	6	5	4	3	2	1	0
	Res	1	TCLKLOS	SCLKXLO S	I	Res	1
	I	1	r	r			

Field	Bits	Туре	Description
TCLKLOS	4	r	Loss of TCLK Status of TCLK.
			Note: See Chapter 3.7.3 for more detail. $0_B$ , TCLK is active. $1_B$ , TCLK is lost.
SCLKXLOS	3	r	Loss of SCLKXStatus of SCLKX.Note: See Chapter 3.7.3 for more detail. $0_B$ , SCLKX is active. $1_B$ , SCLKX is lost.



# 8 T1/J1 Registers

After reset all control registers except the XFIFO and XS(12:1) are initialized to defined values.

Unused bits have to be cleared.

The address 0XF8 of the register RAMTEST3 is a global and not an offset address.

#### Table 98 Registers Address Space

Module	Base Address	End Address	Note
T1/J1 Registers	xx00 <sub>H</sub>	н	xx = is the channel no. (0 to 7)

Register Short Name	Register Long Name	Offset Address	Page Number
XFIFO1L_T	Transmit FIFO - HDLC Channel 1 Lower Byte	xx00 <sub>H</sub>	426
XFIFO1H_T	Transmit FIFO - HDLC Channel 1 - Higher Byte	xx01 <sub>H</sub>	427
CMDR_T	Command Register	xx02 <sub>H</sub>	428
MODE_T	Mode Register	xx03 <sub>H</sub>	430
RAH1_T	Receive Address Byte High Register 1	xx04 <sub>H</sub>	432
RAH2_T	Receive Address Byte High Register 2	xx05 <sub>H</sub>	433
RAL1_T	Receive Address Byte Low Register 1	xx06 <sub>H</sub>	434
RAL2_T	Receive Address Byte Low Register 2	xx07 <sub>H</sub>	435
CCR2_T	Common Configuration Register 2	xx0A <sub>H</sub>	440
RTR1_T	Receive Time Slot Register 1	xx0C <sub>H</sub>	441
TTR1_T	Transmit Time Slot Register 1	xx10 <sub>H</sub>	443
IMR0_T	Interrupt Mask Register 0	xx14 <sub>H</sub>	445
IERR_T	Single Bit Defect Insertion Register	xx1B <sub>H</sub>	447
FMR0_T	Framer Mode Register 0	xx1C <sub>H</sub>	448
FMR1_T	Framer Mode Register 1	xx1D <sub>H</sub>	450
FMR2_T	Framer Mode Register 2	xx1E <sub>H</sub>	453
LOOP_T	LOOP	xx1F <sub>H</sub>	456
FMR4_T	Framer Mode Register 4	xx20 <sub>H</sub>	457
FMR5_T	Framer Mode Register 5	xx21 <sub>H</sub>	459
XC0_T	Transmit Control 0	xx22 <sub>H</sub>	461
XC1_T	Transmit Control 1	xx23 <sub>H</sub>	462
RC0_T	Receive Control 0	xx24 <sub>H</sub>	463
RC1_T	Receive Control 1	xx25 <sub>H</sub>	465
XPM0_T	Transmit Pulse Mask0	xx26 <sub>H</sub>	467
XPM1_T	Transmit Pulse Mask1	xx27 <sub>H</sub>	468
XPM2_T	Transmit Pulse-Mask Register 2	xx28 <sub>H</sub>	469
SIC4_T	System Interface Control Register 4	xx2A <sub>H</sub>	470
IDLE_T	Idle Channel Code Register	xx2B <sub>H</sub>	471
XDL1_T	Transmit DL-Bit Register 1	xx2C <sub>H</sub>	472
CCB1_T	Clear Channel Register 1	xx2F <sub>H</sub>	473
ICB1_T	Idle Channel Register 1	xx32 <sub>H</sub>	474

#### Table 99 Registers Overview T1/J1



<b>Register Short Name</b>	Register Long Name	Offset Address	Page Number
LIM0_T	Line Interface Mode 0	xx36 <sub>H</sub>	475
LIM1_T	Line Interface Mode 1	xx37 <sub>H</sub>	477
PCD_T	Pulse Count Detection Register	xx38 <sub>H</sub>	479
PCR_T	Pulse Count Recovery	xx39 <sub>H</sub>	480
LIM2_T	Line Interface Mode 2	xx3A <sub>H</sub>	481
LCR1_T	Loop Code Register 1	xx3B <sub>H</sub>	483
LCR2_T	Loop Code Register 2	xx3C <sub>H</sub>	485
LCR3_T	Loop Code Register 3	xx3D <sub>H</sub>	486
SIC1_T	System Interface Control 1	xx3E <sub>H</sub>	487
SIC2_T	System Interface Control 2	xx3F <sub>H</sub>	489
SIC3_T	System Interface Control 3	xx40 <sub>H</sub>	491
CMR4_T	Clock Mode Register 4	xx41 <sub>H</sub>	493
CMR5_T	Clock Mode Register 5	xx42 <sub>H</sub>	494
CMR6_T	Clock Mode Register 6	xx43 <sub>H</sub>	495
CMR1_T	Clock Mode Register 1	xx44 <sub>H</sub>	497
CMR2_T	Clock Mode Register 2	xx45 <sub>H</sub>	499
ESM_T	Errored Second Mask	xx47 <sub>H</sub>	502
CMR3_T	Clock Mode Register 3	xx48 <sub>H</sub>	503
DEC_T	Disable Error Counter	xx60 <sub>H</sub>	504
XS1_T	Transmit Signaling Register 1	xx70 <sub>H</sub>	505
PC1_T	Port Configuration 1	xx80 <sub>H</sub>	507
PC5_T	Port Configuration 5	xx84 <sub>H</sub>	511
PC6_T	Port Configuration 6	xx86 <sub>H</sub>	513
CMDR2_T	Command Register 2	xx87 <sub>H</sub>	514
CMDR3_T	Command Register 3	xx88 <sub>H</sub>	515
CMDR4_T	Command Register 4	xx89 <sub>H</sub>	516
CCR3_T	Common Configuration Register 3	xx8B <sub>H</sub>	518
CCR4_T	Common Configuration Register 4	xx8C <sub>H</sub>	520
CCR5_T	Common Configuration Register 5	xx8D <sub>H</sub>	522
MODE2_T	Mode Register 2	xx8E <sub>H</sub>	524
MODE3_T	Mode Register 3	xx8F <sub>H</sub>	525
XFIFO2L_T	Transmit FIFO 2 Lower Byte	xx9C <sub>H</sub>	536
XFIFO2H_T	Transmit FIFO 2 Higher Byte	xx9D <sub>H</sub>	537
XFIFO3L_T	Transmit FIFO 3 Lower Byte	xx9E <sub>H</sub>	538
XFIFO3H_T	Transmit FIFO 3 Higher Byte	xx9F <sub>H</sub>	539
TSEO_T	Time Slot Even/Odd Select	xxA0 <sub>H</sub>	540
TSBS1_T	Time Slot Bit Select 1	xxA1 <sub>H</sub>	541
TSBS2_T	Time Slot Bit Select 2	xxA2 <sub>H</sub>	542
TSBS3_T	Time Slot Bit Select 3	xxA3 <sub>H</sub>	543
TSS2_T	Time Slot Select 2	xxA4 <sub>H</sub>	544
TSS3_T	Time Slot Select 3	xxA5 <sub>H</sub>	545



Register Short Name	Register Long Name	Offset Address	Page Number
TPC0_T	Test Pattern Control Register 0	xxA8 <sub>H</sub>	547
TXP1_T	TX Pulse Template Register 1	xxC1 <sub>H</sub>	548
ALS_T	Automatic Loop Switching Register	xxD9 <sub>H</sub>	554
IMR7_T	Interrupt Mask Register 7	xxDF <sub>H</sub>	561
RFIFO1L_T	Receive FIFO - HDLC Channel 1 - Lower Byte	xx00 <sub>H</sub>	562
RFIFO1H_T	Receive FIFO - HDLC Channel 1 - Higher Byte	xx01 <sub>H</sub>	563
RBD_T	Receive Buffer Delay	xx49 <sub>H</sub>	564
VSTR_T	Version Status Register	xx4A <sub>H</sub>	565
RES_T	Receive Equalizer Status	xx4B <sub>H</sub>	566
FRS0_T	Framer Receive Status Register 0	xx4C <sub>H</sub>	567
FRS1_T	Framer Receive Status Register 1	xx4D <sub>H</sub>	569
FRS2_T	Framer Receive Status Register 2	xx4E <sub>H</sub>	571
FECL_T	Framing Error Counter Lower Byte	xx50 <sub>H</sub>	573
FECH_T	Framing Error Counter Higher Byte	xx51 <sub>H</sub>	574
CVCL_T	Code Violation Counter Lower Byte	xx52 <sub>H</sub>	575
СVСН_Т	Code Violation Counter Higher Byte	xx53 <sub>H</sub>	576
CEC1L_T	CRC Error Counter 1 Lower Byte	xx54 <sub>H</sub>	577
CEC1H_T	CRC Error Counter 1 Higher Byte	xx55 <sub>H</sub>	578
EBCL_T	E-Bit Error Counter Lower Byte	xx56 <sub>H</sub>	579
EBCH_T	E-Bit Error Counter Higher Byte	xx57 <sub>H</sub>	580
BECL_T	Bit Error Counter Lower Bytes	xx58 <sub>H</sub>	581
BECH_T	Bit Error Counter Higher Bytes	xx59 <sub>H</sub>	582
COEC_T	COFA Event Counter	xx5A <sub>H</sub>	583
RDL1_T	Receive DL-Bit Register 1	xx5C <sub>H</sub>	584
RDL2_T	Receive DL-Bit Register 2	xx5D <sub>H</sub>	585
RDL3_T	Receive DL-Bit Register 3	xx5E <sub>H</sub>	586
RSP1_T	Receive Signaling Pointer 1	xx62 <sub>H</sub>	587
RSP2_T	Receive Signaling Pointer 2	xx63 <sub>H</sub>	588
SIS_T	Signaling Status Register	xx64 <sub>H</sub>	589
RSIS_T	Receive Signaling Status Register	xx65 <sub>H</sub>	591
RBCL_T	Receive Byte Count Low - HDLC Channel 1	xx66 <sub>H</sub>	593
RBCH_T	Received Byte Count High - HDLC Channel 1	xx67 <sub>H</sub>	594
ISR0_T	Interrupt Status Register 0	xx68 <sub>H</sub>	595
ISR1_T	Interrupt Status Register 1	xx69 <sub>H</sub>	597
ISR2_T	Interrupt Status Register 2	xx6A <sub>H</sub>	599
ISR3_T	Interrupt Status Register 3	xx6B <sub>H</sub>	600
ISR4_T	Interrupt Status Register 4	xx6C <sub>H</sub>	602
ISR5_T	Interrupt Status Register 5	xx6D <sub>H</sub>	604
GIS_T	Global Interrupt Status Register	xx6E <sub>H</sub>	606
RS1_T	Receive Signaling Register 1	xx70 <sub>H</sub>	609
RBC2_T	Receive Byte Count Register 2	xx90 <sub>H</sub>	611



Register Short Name	e Register Long Name	Offset Address	Page Number
RBC3_T	Receive Byte Count Register 3	xx91 <sub>H</sub>	612
SIS3_T	Signaling Status Register 3	xx9A <sub>H</sub>	613
RSIS3_T	Receive Signaling Status Register 3	xx9B <sub>H</sub>	614
RFIFO2L_T	Receive FIFO 2 Lower Byte	xx9C <sub>H</sub>	616
RFIFO2H_T	Receive FIFO 2 Higher Byte	xx9D <sub>H</sub>	617
RFIFO3L_T	Receive FIFO 3 Lower Byte	xx9E <sub>H</sub>	618
RFIFO3H_T	Receive FIFO 3 Higher Byte	xx9F <sub>H</sub>	619
SIS2_T	Signaling Status Register 2	xxA9 <sub>H</sub>	620
RSIS2_T	Receive Signaling Status Register 2	xxAA <sub>H</sub>	621
MFPI_T	Multi Function Port Input Register	xxAB <sub>H</sub>	623
ISR6_T	Interrupt Status Register 6	xxAC <sub>H</sub>	624
PPR0_T	PPR Data 0	xxD1 <sub>H</sub>	627
PPR1_T	PPR Data 1	xxD2 <sub>H</sub>	628
ISR7_T	Interrupt Status Register 7	xxD8 <sub>H</sub>	629
PRBSSTA_T	PRBS Status Register	xxDA <sub>H</sub>	630
CLKSTAT_T	Clock Status Register	xxFE <sub>H</sub>	632
IPC_T	Interrupt Port Configuration	0008 <sub>H</sub>	436
CCR1_T	Common Configuration Register 1	09 <sub>H</sub>	437
RTR2	Receive Time Slot Register 2	0D <sub>H</sub>	441
RTR3	Receive Time Slot Register 3	0E <sub>H</sub>	441
RTR4	Receive Time Slot Register 4	0F <sub>H</sub>	441
TTR2	Transmit Time Slot Register 2	11 <sub>H</sub>	443
TTR3	Transmit Time Slot Register 3	12 <sub>H</sub>	443
TTR4	Transmit Time Slot Register 4	13 <sub>H</sub>	443
IMR0	Interrupt Mask Register 0	14 <sub>H</sub>	445
IMR1	Interrupt Mask Register 1	15 <sub>H</sub>	445
IMR2	Interrupt Mask Register 2	16 <sub>H</sub>	445
IMR3	Interrupt Mask Register 3	17 <sub>H</sub>	445
IMR4	Interrupt Mask Register 4	18 <sub>H</sub>	445
IMR5	Interrupt Mask Register 5	19 <sub>H</sub>	445
IMR6	Interrupt Mask Register 6	1A <sub>H</sub>	445
XDL2	Transmit DL-Bit Register 2	2D <sub>H</sub>	472
XDL3	Transmit DL-Bit Register 3	2E <sub>H</sub>	472
CCB2	Clear Channel Register 2	30 <sub>H</sub>	473
CCB3	Clear Channel Register 3	31 <sub>H</sub>	473
ICB2	Idle Channel Register 2	33 <sub>H</sub>	474
ICB3	Idle Channel Register 3	34 <sub>H</sub>	474
GCR_T	Global Configuration Register	0046 <sub>H</sub>	501
CIS_T	Channel Interrupt Status Register	006F <sub>H</sub>	607
XS2	Transmit Signaling Register 2	71 <sub>H</sub>	505
RS2	Receive Signaling Register 2	71 <sub>H</sub>	609



Register Short Name	Register Long Name	Offset Address	Page Number
XS3	Transmit Signaling Register 3	72 <sub>H</sub>	505
RS3	Receive Signaling Register 3	72 <sub>H</sub>	609
XS4	Transmit Signaling Register 4	73 <sub>H</sub>	505
RS4	Receive Signaling Register 4	73 <sub>H</sub>	609
XS5	Transmit Signaling Register 5	74 <sub>H</sub>	505
RS5	Receive Signaling Register 5	74 <sub>H</sub>	609
XS6	Transmit Signaling Register 6	75 <sub>H</sub>	505
RS6	Receive Signaling Register 6	75 <sub>H</sub>	609
XS7	Transmit Signaling Register 7	76 <sub>H</sub>	505
RS7	Receive Signaling Register 7	76 <sub>H</sub>	609
XS8	Transmit Signaling Register 8	77 <sub>H</sub>	505
RS8	Receive Signaling Register 8	77 <sub>H</sub>	609
XS9	Transmit Signaling Register 9	78 <sub>H</sub>	505
RS9	Receive Signaling Register 9	78 <sub>H</sub>	610
XS10	Transmit Signaling Register 10	79 <sub>H</sub>	506
RS10	Receive Signaling Register 10	79 <sub>H</sub>	610
XS11	Transmit Signaling Register 11	7A <sub>H</sub>	506
RS11	Receive Signaling Register 11	7A <sub>H</sub>	610
XS12	Transmit Signaling Register 12	7B <sub>H</sub>	506
RS12	Receive Signaling Register 12	7B <sub>H</sub>	610
PC2	Port Configuration Register 2	81 <sub>H</sub>	509
PC3	Port Configuration Register 3	82 <sub>H</sub>	509
PC4	Port Configuration Register 4	83 <sub>H</sub>	509
GPC1_T	Global Port Configuration 1	0085 <sub>H</sub>	512
GPC2_T	Global Port Configuration Register 2	008A <sub>H</sub>	517
GCM1_T	Global Clock Mode Register 1	0092 <sub>H</sub>	526
GCM2_T	Global Clock Mode Register 2	0093 <sub>H</sub>	527
GCM3_T	Global Clock Mode Register 3	0094 <sub>H</sub>	529
GCM4_T	Global Clock Mode Register 4	0095 <sub>н</sub>	530
GCM5_T	Global Clock Mode Register 5	0096 <sub>H</sub>	531
GCM6_T	Global Clock Mode Register 6	0097 <sub>H</sub>	532
GCM7_T	Global Clock Mode Register 7	0098 <sub>H</sub>	534
GCM8_T	Global Clock Mode Register 7	0099 <sub>H</sub>	535
GIMR_T	Global Interrupt Mask Register	00A7 <sub>H</sub>	546
GIS2_T	Global Interrupt Status 2	00AD <sub>H</sub>	626
TXP1	TX Pulse Template Register 1	C1 <sub>H</sub>	548
TXP2	TX Pulse Template Register 2	C2 <sub>H</sub>	548
TXP3	TX Pulse Template Register 3	C3 <sub>H</sub>	548
TXP4	TX Pulse Template Register 4	C4 <sub>H</sub>	548
TXP5	TX Pulse Template Register 5	C5 <sub>H</sub>	548
TXP6	TX Pulse Template Register 6	C6 <sub>H</sub>	548



Register Short Name	Register Long Name	Offset Address	Page Number	
TXP7	TX Pulse Template Register 7	C7 <sub>H</sub>	548	
TXP8	TX Pulse Template Register 8	C8 <sub>H</sub>	548	
TXP9	TX Pulse Template Register 9	C9 <sub>H</sub>	548	
TXP10	TX Pulse Template Register 10	CA <sub>H</sub>	548	
TXP11	TX Pulse Template Register 11	CB <sub>H</sub>	548	
TXP12	TX Pulse Template Register 12	CC <sub>H</sub>	548	
TXP13	TX Pulse Template Register 13	CD <sub>H</sub>	548	
TXP14	TX Pulse Template Register 14	CE <sub>H</sub>	548	
TXP15	TX Pulse Template Register 15	CF <sub>H</sub>	548	
TXP16	TX Pulse Template Register 16	D0 <sub>H</sub>	548	
GPC3_T	Global Port Configuration Register 3	00D3 <sub>H</sub>	549	
GPC4_T	Global Port Configuration Register 4	00D4 <sub>H</sub>	550	
GPC5_T	Global Port Configuration Register 5	00D5 <sub>H</sub>	551	
GPC6_T	Global Port Configuration Register 6	00D6 <sub>H</sub>	552	
INBLDTR_T	In-Band Loop Detection Time Register	00D7 <sub>H</sub>	553	
PRBSTS1_T	PRBS Time Slot Register 1	00DB <sub>H</sub>	556	
PRBSTS2_T	PRBS Time Slot Register 2	00DC <sub>H</sub>	558	
PRBSTS3_T	PRBS Time Slot Register 3	00DD <sub>H</sub>	559	
PRBSTS4_T	PRBS Time Slot Register 4	00DE <sub>H</sub>	560	
IMR7	Interrupt Mask Register 7	DF <sub>H</sub>	445	
DSTR_T	Device Status Register	00E7 <sub>H</sub>	631	

# Table 99 Registers Overview T1/J1 (cont'd)

The register is addressed wordwise.

See Registers Access Types



#### T1/J1 RegistersTransmit FIFO - HDLC Channel 1 - Lower Byte

### 8.1 Detailed Description of T1/J1 Control Registers

#### Transmit FIFO - HDLC Channel 1 - Lower Byte

Writing data to XFIFO of HDLC channel 1 can be done in 8-bit (byte) or 16-bit (word) access, see **Chapter 3.4.3**. The LSB is transmitted first. Up to 64bytes/32 words of transmit data can be written to the XFIFO following a XPR interrupt.

XFIFO1L_T Transmit FIF	O - HDLC Cha	annel 1 Lowe		fset 00 <sub>H</sub>			Reset Value xx <sub>H</sub>
7	6	5	4	3	2	1	0
XF7	XF6	XF5	XF4	XF3	XF2	XF1	XFO
W	w	W	w	w	W	W	w

Field	Bits	Туре	Description
XF7	7	w	Transmit FIFO HDLC Channel 1, lower byte
XF6	6	w	
XF5	5	w	
XF4	4	w	
XF3	3	w	
XF2	2	w	
XF1	1	w	
XF0	0	w	



#### T1/J1 RegistersTransmit FIFO - HDLC Channel 1 \_ Higher Byte

#### Transmit FIFO - HDLC Channel 1 \_ Higher Byte

Writing data to XFIFO of HDLC channel 1 can be done in 8-bit (byte) or 16-bit (word) access, see **Chapter 3.4.3**. The LSB is transmitted first. Up to 64bytes/32 words of transmit data can be written to the XFIFO following a XPR interrupt.

XFIFO1H_T	Offset	Reset Value
Transmit FIFO - HDLC Channel 1 - Higher	xx01 <sub>H</sub>	xx <sub>H</sub>
Byte		

7	6	5	4	3	2	1	0
XF15	XF14	XF13	XF12	XF11	XF10	XF9	XF8
W	W	W	W	W	W	W	W

Field	Bits	Туре	Description
XF15	7	w	Transmit FIFO HDLC Channel 1, higher byte
XF14	6	w	
XF13	5	w	
XF12	4	w	
XF11	3	w	
XF10	2	w	
XF9	1	w	
XF8	0	w	

Receive Address Byte High Register 1 See Receive Address Byte High Register 1



### T1/J1 RegistersCommand Register

### **Command Register**

CMDR_T Command Register					fset 02 <sub>H</sub>	Reset Value 00 <sub>H</sub>		
	7	6	5	4	3	2	1	0
	RMC	RRES	XREP	XRES	XHF	XTF	ХМЕ	SRES
L	w	W	W	W	W	W	W	W

Field	Bits	Туре	Description
RMC	7	w	Receive Message Complete - HDLC Channel 1 Confirmation from external micro controller to OctalFALCTM that the current frame or data block has been fetched following a RPF or RME interrupt, thus the occupied space in the RFIFO can be released. If RMC is given while RFIFO is already cleared, the next incoming data block is cleared instantly, although interrupts are generated.
RRES	6	w	Receiver ResetThe receive line interface except the clock and data recovery unit (DPLL), the receive framer, the one-second timer and the receive signaling controller are reset. However the contents of the control registers is not deleted. A receiver reset should be made after switching from power down to power up (GCR.PD '1' -> '0').
XREP	5	w	Transmission Repeat - HDLC Channel 1If XREP is set together with XTF (write '24 <sub>H</sub> ' to CMDR), theOctalFALCTM repeatedly transmits the contents of the XFIFO (1 up to 64bytes) without HDLC framing fully transparently, i.e. without flag, CRC.If XREP is set together with XME (write '22 <sub>H</sub> ' to CMDR), theOctalFALCTM repeatedly transmits the contents of the XFIFO (1 up to 64bytes) including HDLC framing and calculated CRC.The cyclic transmission is stopped with a SRES command or by resettingXREP.Note: During cyclic transmission the XREP-bit has to be set with every write operation to CMDR.
XRES	4	w	Transmitter Reset         The transmit framer and transmit line interface excluding the system         clock generator and the pulse shaper are reset. However the contents of         the control registers is not deleted.
XHF	3	w	<b>Transmit HDLC Frame - HDLC Channel 1</b> After having written up to 32 or 64 bytes to the XFIFO, this command initiates the transmission of a HDLC frame.
XTF	2	w	<b>Transmit Transparent Frame - HDLC Channel 1</b> Initiates the transmission of a transparent frame without HDLC framing.



### T1/J1 RegistersNotes

Field	Bits	Туре	Description
XME	1	w	Transmit Message End - HDLC Channel 1Indicates that the data block written last to the transmit FIFO completesthe current frame. The OctalFALC <sup>™</sup> can terminate the transmissionoperation properly by appending the CRC and the closing flag sequenceto the data.
SRES	0	w	Signaling Transmitter Reset - HDLC Channel 1 The transmitter of the signaling controller is reset. XFIFO is cleared of any data and an abort sequence (seven ´1's) followed by interframe time fill is transmitted. In response to SRES a XPR interrupt is generated. This command can be used by the external micro controller external micro controller to abort a frame currently in transmission.
			Notes
			<ol> <li>The maximum time between writing to the CMDR register and the execution of the command takes 2.5 periods of the current system data rate. Therefore, if the external micro controller operates with a very high clock rate in comparison with the OctalFALC<sup>™</sup>'s clock, it is recommended that bit SIS.CEC should be checked before writing to the CMDR register to avoid any loss of commands.</li> <li>If SCLKX is used to clock the transmission path, commands to the HDLC transmitter should only be sent while this clock is available. If SCLKX is missing, the command register is blocked after an HDLC command is given.</li> </ol>



### Mode Register

With this register the mode of the HDLC controller 1 is defined.

MODE_T Mode Register				fset 03 <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
	MDS		BRAC	HRAC	DIV	HDLCI	RFT2
	rw	1	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
MDS	7:5	rw	Mode Select - HDLC Channel 1The operating mode of the HDLC controller is selected. SeeChapter 5.3.2 $000_B$ , Reserved $001_B$ , Signaling System 7 (SS7) support <sup>1)</sup> $010_B$ , One-byte address comparison mode (RAL1,2) $011_B$ , Two-byte address comparison mode (RAH1,2 and RAL1,2) $100_B$ , No address comparison $101_B$ , One-byte address comparison mode (RAH1,2) $100_B$ , No address comparison $101_B$ , One-byte address comparison mode (RAH1,2) $110_B$ , No HDLC framing mode
BRAC	4	rw	<b>BOM Receiver Active - HDLC Channel 1</b> Switches the BOM receiver to operational or inoperational state. See <b>Chapter 5.3.1</b> and <b>Chapter 5.3.4</b> . $0_B$ , BOM Receiver inactive $1_B$ , BOM Receiver active
HRAC	3	rw	Receiver Active - HDLC Channel 1Switches the HDLC receiver to operational or inoperational state. SeeChapter 5.3.1 and Chapter 5.3.4. $0_B$ , HDLC Receiver inactive $1_B$ , HDLC Receiver active
DIV	2	rw	Data Inversion - HDLC Channel 1         Setting this bit inverts the internal generated HDLC channel 1 data stream.         0 <sub>B</sub> , Normal operation, HDLC data stream not inverted         1 <sub>B</sub> , HDLC data stream inverted
HDLCI	1	rw	Inverse HDLC Operation SelectionSetting this bit switches the HDLC channel to the system side ("inverse"HDLC configuration), see Figure 39. $0_B$ , HDLC protocol is sent and received on line side. $1_B$ , HDLC protocol is sent and received on system side.



### T1/J1 RegistersMode Register

Field	Bits	Туре	Description
RFT2	0	rw	<ul> <li>HDLC Receive FIFO Size Selection - HDLC channel 1</li> <li>This bit selects the receive FIFO size of HDLC channel 1, see Table 10.</li> <li>0<sub>B</sub> , HDLC receive FIFO is 32, 16, 4 or 2 byte deep, dependent on CCR1.RFT(1:0).</li> <li>Note: Use this mode for software compatibility with QuadFALC®.</li> <li>1<sub>B</sub> , HDLC receive FIFO is 64 byte deep to improve the HDLC performance)</li> <li>Note: Use this mode to improve the HDLC performance. No dependency from CCR1.RFT(1:0).</li> </ul>

1) CCR2.RADD must be set, if SS7 mode is selected



#### T1/J1 RegistersReceive Address Byte High Register 1

#### **Receive Address Byte High Register 1**

In operating modes that provide high byte address recognition, the high byte of the received address is compared to the individually programmable values in RAH1 and RAH2. The address registers are used by all HDLC channels in common.

RAH1_T Receive Addr	ess Byte Hig	h Register 1	-	fset (04 <sub>H</sub>			Reset Value FD <sub>H</sub>
7	C	F	4	2	0	4	0

7	6	5	4	3	2	1	0	_
RAH17	RAH16	RAH15	RAH14	RAH13	RAH12	0	RAH10	
rw	rw	rw	rw	rw	rw	rw	rw	

Field	Bits	Туре	Description
RAH17	7	rw	Value of First Individual High Address Bit RAH17.
RAH16	6	rw	Value of First Individual High Address Bit RAH16.
RAH15	5	rw	Value of First Individual High Address Bit RAH15.
RAH14	4	rw	Value of First Individual High Address Bit RAH14.
RAH13	3	rw	Value of First Individual High Address Bit RAH13.
RAH12	2	rw	Value of First Individual High Address Bit RAH12.
0	1	rw	<b>Fixed ´0´</b> This bit (C/R bit) is excluded from the address comparison.
RAH10	0	rw	Value of First Individual High Address Bit RAH10.



# T1/J1 RegistersReceive Address Byte High Register 2

# Receive Address Byte High Register 2

AH2_T eceive Add	ress Byte Hig	h Register 2		fset 05 <sub>H</sub>			Reset Value FF <sub>H</sub>
 7	6	5	4	3	2	1	0
RAH25	RAH24	RAH23	RAH22	RAH21	RAH20	RAH19	RAH18
rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description	
RAH25	7	rw	Value of Second Individual High Address Bit RAH25.	
RAH24	6	rw	Value of Second Individual High Address Bit RAH24.	
RAH23	5	rw	Value of Second Individual High Address Bit RAH23.	
RAH22	4	rw	Value of Second Individual High Address Bit RAH22.	
RAH21	3	rw	Value of Second Individual High Address Bit RAH21.	
RAH20	2	rw	Value of Second Individual High Address Bit RAH20.	
RAH19	1	rw	Value of Second Individual High Address Bit RAH19.	
RAH18	0	rw	Value of Second Individual High Address Bit RAH18.	



# T1/J1 RegistersReceive Address Byte Low Register 1

# Receive Address Byte Low Register 1

	RAL1_T Receive Add	ress Byte Lov	v Register 1		fset 06 <sub>H</sub>			Reset Value FF <sub>H</sub>
ſ	7	6	5	4	3	2	1	0
	RAL17	RAL16	RAL15	RAL14	RAL13	RAL12	RAL11	RAL10
·	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description	
RAL17	7	rw	Value of First Individual Low Address Byte RAL17	
RAL16	6	rw	Value of First Individual Low Address Bit RAL16.	
RAL15	5	rw	Value of First Individual Low Address Bit RAH15.	
RAL14	4	rw	Value of First Individual Low Address Bit RAL14.	
RAL13	3	rw	Value of First Individual Low Address Bit RAL13.	
RAL12	2	rw	Value of First Individual Low Address Bit RAL12.	
RAL11	1	rw	Value of First Individual Low Address Bit RAL11.	
RAL10	0	rw	Value of First Individual Low Address Bit RAL10.	



# T1/J1 RegistersReceive Address Byte Low Register 2

# Receive Address Byte Low Register 2

RAL2_T Receive Address Byte Low Register 2				fset 07 <sub>H</sub>			Reset Value FF <sub>H</sub>	
ſ	7	6	5	4	3	2	1	0
	RAL25	RAL24	RAL23	RAL22	RAL21	RAL20	RAL19	RAL18
	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description	
RAL25	7	rw	Value of Second Individual Low Address Bit RAL25.	
RAL24	6	rw	Value of Second Individual Low Address Bit RAL24.	
RAL23	5	rw	Value of Second Individual Low Address Bit RAL23.	
RAL22	4	rw	Value of Second Individual Low Address Bit RAL22.	
RAL21	3	rw	Value of Second Individual Low Address Bit RAL21.	
RAL20	2	rw	Value of Second Individual Low Address Bit RAL20.	
RAL19	1	rw	Value of Second Individual Low Address Bit RAL19.	
RAL18	0	rw	Value of Second Individual Low Address Bit RAL18.	



# T1/J1 RegistersInterrupt Port Configuration

# Interrupt Port Configuration

Unused bits have to be cleared.

IPC_T Interrupt Por	t Configuratio	on		fset 08 <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
VISPLL		R	es	1	SSYF	ŀ	C
rw					rw	r	W

Field	Bits	Туре	Description
VISPLL	7	rw	Masked PLL Interrupts VisibleSee Chapter 3.4.4. $0_B$ , Masked interrupt status bit PLLLC is not visible in register GIS2. $1_B$ , Masked interrupt status bit PLLLC is visible in GIS2.
SSYF	2	rw	Select SYNC Frequency Only applicable in master mode (LIM0.MAS = ´1´) and bit CMR2.DCF is cleared.See also Chapter 3.6.5.
			<ul> <li>Note: If COMP = '1' the bits SSYF of both pseudo QuadFALCs are logically ored.</li> <li>0<sub>B</sub> , Reference clock on port SYNC is 1.544/2.048 MHz</li> </ul>
			(see LIM1.DCOC) 1 <sub>B</sub> , Reference clock on port SYNC is 8 kHz
IC	1:0	rw	Interrupt Port ConfigurationThese bits define the function of the interrupt output pins: If COMP = '1',pins INT1 and INT2 of the pseudo QuadFALC1 and pseudo QuadFALC2respectively; if COMP = '0', pin INT, see Chapter 3.4.4: $X0_B$ , Open drain output $01_B$ , Push/pull output, active low $11_B$ , Push/pull output, active high



# T1/J1 RegistersCommon Configuration Register 1

# **Common Configuration Register 1**

CCR1_T Common Configuration Register 1			egister 1		iset 9 <sub>H</sub>			Reset Value 00 <sub>H</sub>
	7	6	5	4	3	2	1	0
	RSCC	BRM	EDLX	EITS	ITF	XMFA	R	FT
	rw	rw	rw	rw	rw	rw	r	W

Field	Bits	Туре	Description			
RSCC	7	rw	Serial CAS Format SelectionSelects if RSC interrupt is generated or suppressed. $0_B$ , RSC interrupt is generated for all channels. $1_B$ , RSC interrupt is suppressed for cleared channels.			
BRM	6	rw	BOM Receive Mode - HDLC Channel 1(significant in BOM mode only). See Chapter 5.3.4. $0_B$ , 10-byte packets $1_B$ , Continuous reception			
EDLX	5	rw	<b>Enable DL-Bit Access through the Transmit FIFO - HDLC Channel 1</b> A one in this bit position enables the internal DL-bit access through the receive/transmit FIFO of the signaling controller. FMR1.EDL has to be cleared. See also <b>Chapter 5.3.4</b> .			
EITS	4	rw	<ul> <li>Enable Internal Time Slot 0 to 31 Signaling - HDLC Channel 1</li> <li>0<sub>B</sub> , Internal signaling in time slots 0 to 31 defined by registers RTR(4:1) or TTR(4:1) is disabled.</li> <li>1<sub>B</sub> , Internal signaling in time slots 0 to 31 defined by registers RTR(4:1) or TTR(4:1) is enabled.</li> </ul>			
ITF	3	rw	Interframe Time Fill - HDLC Channel 1Determines the idle (= no data to be sent) state of the transmit datacoming from the signaling controller. $0_B$ , Continuous logical 1 is output $1_B$ , Continuous flag sequences are output (01111110 bit patterns)			



# T1/J1 Registers

Field	Bits	Туре	Description
XMFA	2	rw	Transmit Multiframe Aligned - HDLC Channel 1Determines the synchronization between the framer and the corresponding signaling controller.Note: During the transmission of the XFIFO content, the SYPX or XMFS interval time should not be changed, otherwise the XFIFO data has to be retransmitted.
			<ul> <li>0<sub>B</sub> , The contents of the XFIFO is transmitted without multiframe alignment.</li> <li>1<sub>B</sub> , The contents of the XFIFO is transmitted multiframe aligned. If CCR1.EDLXis set, transmission of DL-bits is started in F72 format with frame 26. The first byte in XFIFO is transmitted in the first time slot selected by TTR(4:1) and so on. After receiving a complete multiframe in the time slot mode (RTR(4:1)) an ISR0.RME interrupt is generated, if no HDLC or BOM mode is enabled. In DL-bit access (CCR1.EDLX/EITS = '10b') XMFA is not valid.</li> </ul>
RFT	1:0	rw	<ul> <li>RFIFO Threshold Level - HDLC Channel 1 The size of the accessible part of RFIFO can be determined by programming these bits and the bit MODE.RFT2, see Chapter 3.4.3. If MODE.RFT2 = '1' these bits are not valid and the accessible receive FIFO size is 64 byte. The value of RFT(2:0) can be changed dynamically </li> <li>If reception is not running or</li> <li>After the current data block has been read, but before the command CMDR.RMC is issued (interrupt controlled data transfer). Note: Changing of the the value of RFT(2:0) is possible even during the reception of one frame. The total length of the received frame can be always read directly in RBCL, RBCH after an RPF interrupt, except when the threshold is increased during reception of that frame. The real length can then be inferred by noting which bit positions in RBCL are reset by an RMC command (see table RFT Constant Values (Case 2)):</li></ul>
			$000_{B}$ , 32 bytes (default value) $001_{B}$ , 16 bytes $010_{B}$ , 4 bytes $011_{B}$ , 2 bytes $1xx_{B}$ , 64 bytes

# Table 100RFT Constant Values (Case 2)

Name and Description	Value
Bit Positions in RBCL Reset by a CMDR.RMC Command RBC(5:0)	1xx <sub>B</sub>
Bit Positions in RBCL Reset by a CMDR.RMC Command RBC(4:0)	000 <sub>B</sub>
Bit Positions in RBCL Reset by a CMDR.RMC Command RBC(3:0)	001 <sub>B</sub>



# T1/J1 Registers

# Table 100RFT Constant Values (Case 2) (cont'd)

Name and Description	Value
Bit Positions in RBCL Reset by a CMDR.RMC Command	010 <sub>B</sub>
RBC(1:0)	
Bit Positions in RBCL Reset by a CMDR.RMC Command	011 <sub>B</sub>
RBC0	



# T1/J1 RegistersCommon Configuration Register 2

# Common Configuration Register 2

Unused bits have to be cleared.

	CCR2_T Common Configuration Register 2				fset 0A <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	R	es	TSFL	RADD	RBFE	RCRC	XCRC	Res
			rw	rw	rw	rw	rw	·

Field	Bits	Туре	Description
TSFL	5	rw	<ul> <li>Enable Shared Flags in Transmit Direction         In receive direction shared flag is detected automatically         0<sub>B</sub> , Both, an opening and a closing flag ('7EH') are transmitted for each HDLC frame (normal operation).         1<sub>B</sub> , The closing flag ('7E') of a previously transmitted frame simultaneously becomes the opening flag of the following frame if there is one to be transmitted.     </li> </ul>
RADD	4	rw	Receive Address Pushed to RFIFO - HDLC Channel 1 If this bit is set, the received HDLC address information (1 or 2 bytes, depending on the address mode selected by MODE.MDS0) is pushed to RFIFO. This function is applicable in non-auto mode and transparent mode 1. RADD must be set, if SS7 mode is selected. See also Chapter 5.3.2.
RBFE	3	rw	<b>Receive BOM Filter Enable - HDLC Channel 1</b> Setting this bit the bit oriented message (BOM) receiver only accepts BOM frames after detecting 7 out of 10 equal BOM pattern. The BOM pattern is stored in the RFIFO adding a receive status byte marking a BOM frame (RSIS.HFR) and an interrupt ISR0.RME is generated. The current state of the BOM receiver is indicated in register SIS.IVB. When the valid BOM pattern disappears an interrupt ISR0.BIV is generated. See Chapter 5.3.4.
RCRC	2	rw	Receive CRC on/off - HDLC Channel 1Only applicable in non-auto mode.If this bit is set, the received CRC checksum is written to RFIFO (CRC-ITU-T: 2 bytes). The checksum, consisting of the 2 last bytes in thereceived frame, is followed in the RFIFO by the status information byte(contents of register RSIS). The received CRC checksum is additionallychecked for correctness. If non-auto mode is selected, the limits for "validframe" check are modified (refer to RSIS.VFR).
XCRC	1	rw	Transmit CRC on/off - HDLC Channel 1If this bit is set, the CRC checksum is not generated internally. It has to be written as the last two bytes in the transmit FIFO (XFIFO). The transmitted frame is closed automatically with a closing flag.Note: The OctalFALCTM does not check whether the length of the frame, i.e., the number of bytes to be transmitted, makes sense or not.



#### T1/J1 RegistersReceive Time Slot Register 1

#### **Receive Time Slot Register 1**

#### See Chapter 5.6.3 and Chapter 5.6.4.

	RTR1_T Receive Time	e Slot Registe	r 1		fset 0C <sub>H</sub>		Reset Value 00 <sub>H</sub>		
Г	7	6	5	4	3	2	1	0	
	TS0	TS1	TS2	TS3	TS4	TS5	TS6	TS7	
L	rw	rw	rw	rw	rw	rw	rw	rw	

Field	Bits	Туре	Description
TS0	7	rw	Time Slot Register
TS1	6		These bits define the received time slots on the system highway port
TS2	5		RDO to be extracted. Additionally these registers control the RSIGM
TS3	4		marker which can be forced high during the corresponding time slots independently of bit CCR1.EITS.A one in the RTR(4:1) bits samples the
TS4	3		corresponding time slot in the RFIFO of the signaling controller, if bit
TS5	2		CCR1.EITS is set. Assignments:
TS6	1		• SIC2.SSC2 = ´0´: (32 time slots/frame): TS0 $\rightarrow$ time slot 0,TS31 $\rightarrow$
TS7	0		<ul> <li>time slot 31</li> <li>SIC2.SSC2 = '1': (24 time slots/frame): TS0 → time slot 0,TS23 → time slot 23</li> <li>0<sub>B</sub> , The corresponding time slot is not extracted and stored in the RFIFO.</li> <li>1<sub>B</sub> , The contents of the selected time slot is stored in the RFIFO. Although the idle time slots can be selected. This function is only active, if bits CCR1.EITS is set. The corresponding time slot is forced high on pin RSIGM.</li> </ul>

#### **Similar Registers**

Registers RTR2 to RTR4 have the same layout and description. Their reset values are  $'00_{H}'$ . The Offset Addresses are listed in **RTRn Overview**, for bit names refer to **Receive Time Slot Registers** 

#### Table 101 RTRn Overview

Register Short Name	Register Long Name	Offset Address	Page Number
RTR2	Receive Time Slot Register 2	0D <sub>H</sub>	
RTR3	Receive Time Slot Register 3	0E <sub>H</sub>	
RTR4	Receive Time Slot Register 4	0F <sub>H</sub>	

#### Table 102 Receive Time Slot Registers

	7	6	5	4	3	2	1	0
RTR1	TS0	TS1	TS2	TS3	TS4	TS5	TS7	TS7
RTR2	TS8	TS9	TS10	TS11	TS12	TS13	TS14	TS15



# T1/J1 RegistersSimilar Registers

RTR3	TS16	TS17	TS18	TS19	TS20	TS21	TS22	TS23			
RTR4	TS24	TS25	TS26	TS27	TS28	TS29	TS30	TS31			

# Table 102 Receive Time Slot Registers (cont'd)



#### T1/J1 RegistersTransmit Time Slot Register 1

#### **Transmit Time Slot Register 1**

#### See Chapter 5.6.3 and Chapter 5.6.4.

	TTR1_T Transmit Tim	ne Slot Regist	er 1		fset 10 <sub>H</sub>			Reset Value 00 <sub>H</sub>
Г	7	6	5	4	3	2	1	0
	TS0	TS1	TS2	TS3	TS4	TS5	TS6	TS7
L	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
TS0	7	rw	Transmit Time Slot Register
TS1	6		These bits define the transmit time slots on the system highway to be
TS2	5		inserted. Additionally these registers control the XSIGM marker which
TS3	4		can be forced high during the corresponding time slots independently of bit CCR1.EITS.A one in the TTR(4:1) bits inserts the corresponding time
TS4	3		slot sourced by the XFIFO in the data received on pin XDI, if bit
TS5	2		CCR1.EITS is set. If SIC3.TTRF is set and CCR1.EDLX/EITS = 00,
TS6	1		insertion of data received on port XSIG is controlled by this
TS7	0		<ul> <li>registers.Assignments:</li> <li>SIC2.SSC2 = '0': (32 time slots/frame): TS0 → time slot 0, TS31 → time slot 31</li> <li>SIC2.SSC2 = '1': (24 time slots/frame): TS0 → time slot 0, TS23 → time slot 23</li> <li>0<sub>B</sub> , The selected time slot is not inserted into the outgoing data stream.</li> <li>1<sub>B</sub> , The contents of the selected time slot is inserted into the outgoing data stream from XFIFO. This function is only active, if bits CCR1.EITS is set. The corresponding time slot are forced high on marker pin XSIGM.</li> </ul>

#### **Similar Registers**

Registers TTR2 to TTR4 have the same layout and description.

The Offset Addresses are listed in TTRn Overview, for bit names refer to Transmit Time Slot Registers

#### Table 103 TTRn Overview

Register Short Name	Register Long Name	Offset Address	Page Number
TTR2	Transmit Time Slot Register 2	11 <sub>H</sub>	
TTR3	Transmit Time Slot Register 3	12 <sub>H</sub>	
TTR4	Transmit Time Slot Register 4	13 <sub>H</sub>	

#### Table 104 Transmit Time Slot Registers

	7	6	5	4	3	2	1	0
TTR1	TS0	TS1	TS2	TS3	TS4	TS5	TS7	TS7



# T1/J1 RegistersSimilar Registers

TTR2	TS8	TS9	TS10	TS11	TS12	TS13	TS14	TS15
TTR3	TS16	TS17	TS18	TS19	TS20	TS21	TS22	TS23
TTR4	TS24	TS25	TS26	TS27	TS28	TS29	TS30	TS31

# Table 104 Transmit Time Slot Registers (cont'd)



#### T1/J1 RegistersInterrupt Mask Register 0

#### Interrupt Mask Register 0

Each interrupt source can generate an interrupt signal on port INT (characteristics of the output stage are defined by register IPC). A "1" in a bit position of IMR(7:0) sets the mask active for the interrupt status in ISR(7:0). Masked interrupt statuses neither generate a signal on INT, nor are they visible in register GIS. Moreover, they are not displayed in the Interrupt Status Register if bit GCR.VIS is cleared or displayed in the Interrupt Status Register if bit GCR.VIS is cleared or displayed in the Interrupt Status Register if bit GCR.VIS is set, see **Chapter 3.4.4**. After reset, all interrupts are disabled masked.

IMR0_T Interrupt Mask Register 0					fset 14 <sub>H</sub>	Reset Value FF <sub>H</sub>		
	7	6	5	4	3	2	1	0
	RME	BIF/RFS	ISF	RMB	RSC	CRC6	PDEN	RPF
L	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description				
RME	7	rw	Interrupt Mask Bits				
BIF/RFS	6		Each interrupt source can generate an interrupt signal on port INT (c				
ISF	5		INT1 and INT2 respectively). Characteristics of the output stage are				
RMB	4		defined by register IPC. A '1' in a bit position of IMR(7:0) sets the mask active for the interrupt status in ISR(7:0). Mask interrupt statuses neither				
RSC	3		generate a signal on INT (INT1, INT2), not are thy visible in register GIS.				
CRC6	2		Moreover they are not displayed in the interrupt status register if bit				
PDEN	1		GCR.VIS is cleared; they are displayed in the interrupt status register if				
RPF	0		bit GCR.VIS is set.				

#### **Similar Registers**

Registers IMR1 to IMR7 have the same description.

The Offset Addresses are listed in IMRn Overview, for bit names and layout refer to Interrupt Mask Registers

#### Table 105 IMRn Overview

Register Short Name	Register Long Name	Offset Address	Page Number
IMR0	Interrupt Mask Register 0	14 <sub>H</sub>	
IMR1	Interrupt Mask Register 1	15 <sub>H</sub>	
IMR2	Interrupt Mask Register 2	16 <sub>H</sub>	
IMR3	Interrupt Mask Register 3	17 <sub>H</sub>	
IMR4	Interrupt Mask Register 4	18 <sub>H</sub>	
IMR5	Interrupt Mask Register 5	19 <sub>H</sub>	
IMR6	Interrupt Mask Register 6	1A <sub>H</sub>	
IMR7	Interrupt Mask Register 7	DF <sub>H</sub>	

#### Table 106 Interrupt Mask Registers

	7	6	5	4	3	2	1	0
IMR0	RME	RFS	ISF	RMB	RSC	CRC6	PDEN	RPF



# T1/J1 RegistersSimilar Registers

IMR1	CASE	RDO	ALLS	XDU	XMB	SUEX	XLSC	XPR			
IMR2	FAR	LFA	MFAR	LMFA	AIS	LOS	RAR	RA			
IMR3	ES	SEC			LLBSC	LTC	RSN	RSP			
IMR4	XSP	XSN	RME2	RFS2	RDO2	ALLS2	XDU2	RPF2			
IMR5	XPR2	XPR3	RME3	RFS3	RDO3	ALLS3	XDU3	RPF3			
IMR6	SOLSU	SOLSD	LOLSU	LOLSD	SILSU	SILSD	LILSU	LILSD			
IMR7				XCLKSS1	XCLKSS0			SEFEI			

#### Table 106 Interrupt Mask Registers (cont'd)

IMR3.LTC masks the status bit ISR3.LTC.



#### T1/J1 RegistersSingle Bit Defect Insertion Register

#### Single Bit Defect Insertion Register

After setting the corresponding bit, the selected defect is inserted into the transmit data stream at the next possible position. After defect insertion is completed, the bit is reset automatically.

IERR_T Single Bit Defect Insertion Register				Offset xx1B <sub>H</sub>			Reset Value 00 <sub>H</sub>		
_	7	6	5	4	3	2	1	0	
	Res		IFASE	IMFE	ICRCE	ICASE	IPE	IBV	
			rw	rw	rw	rw	rw	rw	

Field	Bits	Туре	Description
IFASE	5	rw	Insert single FAS defect
IMFE	4	rw	Insert single multiframe defect
ICRCE	3	rw	Insert single CRC defect
ICASE	2	rw	Insert single CAS defect
IPE	1	rw	Insert single PRBS defect
IBV	0	rw	Insert bipolar violation
			Note: Except for CRC defects, CRC checksum calculation is done after defect insertion.



# Framer Mode Register 0

FMR0_T Framer Mode Register 0				Offset xx1C <sub>H</sub>				Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	хс		R	C	FRS	SRAF	EXLS	SIM
rw		rv	I	rw	rw	rw	rw	

Field	Bits	Туре	Description
XC	7:6	rw	<ul> <li>Transmit Code         Serial line code for the transmitter, independent of the receiver.         After changing XC(1:0), a transmitter software reset is required         (CMDR.XRES = '1').         00<sub>B</sub> , NRZ (optical interface)         01<sub>B</sub> , CMI (1T2B+B8ZS), (optical interface)         10<sub>B</sub> , AMI coding with Zero Code Suppression (ZCS, B7-stuffing).         Disabling of the ZCS is done by activating the clear channel mode by register CCB(3:1). (ternary or digital interface)         11<sub>B</sub> , B8ZS Code (ternary or digital dual-rail interface).         </li> </ul>
RC	5:4	rw	Receive CodeSerial code receiver is independent to the transmitter.After changing RC(1:0), a receiver software reset is required(CMDR.RRES = '1'). $00_B$ , NRZ (optical interface) $01_B$ , CMI (1T2B+B8ZS), (optical interface) $10_B$ , AMI coding with Zero Code Suppression (ZCS, B7-stuffing), (ternary or digital dual-rail interface) $11_B$ , B8ZS Code (ternary or digital dual-rail interface)
FRS	3	rw	<b>Force Resynchronization</b> A transition from low to high forces the frame aligner to execute a resynchronization of the pulse frame. In the asynchronous state, a new frame position is assumed at the next candidate if there is one. Otherwise, a new frame search with the meaning of a general reset is started. In the synchronous state this bit has the same meaning as bit FMR0.EXLS except if FMR2.MCSP = 1.
SRAF	2	rw	<ul> <li>Select Remote (Yellow) Alarm Format for F12 and ESF Format</li> <li>0<sub>B</sub> , F12: bit2 = ´0´ in every channel. ESF: pattern "1111 1111 0000 0000" in data link channel.</li> <li>1<sub>B</sub> , F12: FS-bit of frame 12. ESF: bit2 = ´0´ in every channel</li> </ul>



Field	Bits	Туре	Description
EXLS	1	rw	<b>External Loss Of Frame</b> With a low to high transition a new frame search is started. This has the meaning of a general reset of the internal frame alignment unit. Synchronous state is reached only if there is one definite framing candidate. In the case of multiple candidates, the setting of the bit FMR0.FRS forces the receiver to lock onto the next available framing position.
SIM	0	rw	Alarm Simulation Setting/resetting this bit initiates internal error simulation of: AIS (blue alarm), loss-of-signal (red alarm), loss of frame alignment, remote (yellow) alarm, slip, framing errors, CRC errors, code violations. The error counters FEC, CVC, CEC, EBC are incremented. The selection of simulated alarms is done by the error simulation counter: FRS2.ESC(2:0) which is incremented with each setting of bit FMR0.SIM. For complete checking of the alarm indications eight simulation steps are necessary (FRS2.ESC(2:0) = '0' after a complete simulation). SIM has to be held stable at high or low level for at least one receive clock period before changing it again.



# Framer Mode Register 1

FMR1_T Framer Mode Register 1					fset 1D <sub>H</sub>		Reset Value 00 <sub>F</sub> 1 0 SSD0 XAIS		
Г	7	6	5	4	3	2	1	0	
	СТМ	Res	EDL	PMOD	CRC	ECM	SSD0	XAIS	
L	rw		rw	rw	rw	rw	rw	rw	

Field	Bits	Туре	Description
СТМ	7	rw	$\begin{array}{l} \textbf{Channel Translation Mode} \\ The different channel translation modes are described in Table 43. \\ \textbf{0}_{B}  , \text{Channel translation mode 0} \\ \textbf{1}_{B}  , \text{Channel translation mode 1} \end{array}$
EDL	5	rw	<ul> <li>Enable DL-Bit Access through Register XDL(3:1)</li> <li>Only applicable in F4, F24 or F72 frame format.</li> <li>0<sub>B</sub> , Normal operation. The DL-bits are taken from system highway or if enabled by CCR1.EDLX from the XFIFO of the signaling controller.</li> <li>1<sub>B</sub> , DL-bit register access. The DL-bit information are taken from the registers XDL(3:1) and overwrite the DL-bits received on the system highway (pin XDI) or from the internal XFIFO of the signaling controller. However, transmission of the contents of registers XDL(3:1) is disabled if transparent mode is enabled (FMR4.TM).</li> </ul>
PMOD	4	rw	$\begin{array}{c} \textbf{PCM Mode} \\ For E1 application this bit must be set low. Switching from E1 to T1 or vice versa the device needs up to 20 \mu s to settle up to the internal clocking.0_B , PCM 30 or E1 mode.1_B , PCM 24 or T1/J1 mode (see RC0.SJR for T1/J1 selection). \\ \end{array}$
CRC	3	rw	<ul> <li>Enable CRC6</li> <li>This bit is only significant when using the ESF format.</li> <li>0<sub>B</sub> , CRC6 check/generation disabled. For transmit direction, all CRC bit positions are set.</li> <li>1<sub>B</sub> , CRC6 check/generation enabled.</li> </ul>



#### T1/J1 Registers

Field	Bits	Туре	Description
ECM	2	rw	<ul> <li>Error Counter Mode         The function of the error counters (FEC,CEC,CVC,EBC) is determined by this bit.         0<sub>B</sub> , Before reading an error counter the corresponding bit in the Disable Error Counter register (DEC) has to be set. In 8-bit access the low byte of the error counter should always be read before the high byte. The error counters are reset with the rising edge of the corresponding bits in the DEC register.         1<sub>B</sub> , Every second the error counter is latched and then automatically reset. The latched error counter state should be read within the next second. Reading the error counter during updating should be avoided (do not access an error counter within 1 µs after the one-second interrupt occurs).     </li> </ul>
SSD0	1	rw	Select System Date Rate 0 SIC1.SSD1, FMR1.SSD0 and SIC2.SSC2 define the data rate on the system highway. Programming SSD1/SSD0 and corresponding data rate is shown below. SIC2.SSC2 = 0: see table SSD0 Constant Values (Case 1)
XAIS	0	rw	Note: SIC2.SSC2 = 1: see table SSD0 Constant Values (Case 2)           Transmit AIS Towards Remote End
			Sends AIS (blue alarm) on ports XL1, XL2 towards the remote end. If Local Loop Mode is enabled the transmitted data is looped back to the system internal highway without any changes.

#### Table 107 SSD0 Constant Values (Case 1)

Name and Description	Value
System Data Rate 0	00 <sub>B</sub>
2.048 Mbit/s	
System Data Rate 0	01 <sub>B</sub>
4.096 Mbit/s	
System Data Rate 0	10 <sub>B</sub>
8.192 Mbit/s	
System Data Rate 0	11 <sub>B</sub>
16.384 Mbit/s	

#### Table 108 SSD0 Constant Values (Case 2)

Name and Description	Value
System Data Rate 0	00 <sub>B</sub>
1.544 Mbit/s	
System Data Rate 0	01 <sub>B</sub>
3.088 Mbit/s	



# T1/J1 Registers

# Table 108SSD0 Constant Values (Case 2) (cont'd)

Name and Description	Value
System Data Rate 0	10 <sub>B</sub>
6.176 Mbit/s	
System Data Rate 0	11 <sub>B</sub>
12.352 Mbit/s	



# Framer Mode Register 2

FMR2_T Framer Mode Register 2					fset 1E <sub>H</sub>			Reset Value 00 <sub>H</sub>
ſ	7	6	5	4	3	2	1	0
	AFRS	MCSP	SSP	DAIS	SAIS	PLB	AXRA	EXZE
L	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
AFRS	7	rw	$\begin{array}{l} \textbf{Automatic Force Resynchronization} \\ For automatic handling (searching and resynchronization) of multiple candidates F12/F72 \\ \textbf{0}_{B}  , no automatic handling will be done. \\ \textbf{1}_{B}  , automatic handling will be done. \end{array}$
MCSP	6	rw	<b>Multiple Candidates Synchronization Procedure</b> Together with bit FMR2.SSP the synchronization mode of the receive framer is defined, see <b>Chapter 5.4.6.1</b> .
SSP	5	rw	<ul> <li>Select Synchronization/Resynchronization Procedure         Together with bit FMR2.MCSP the synchronization mode of the receive         framer is defined, see Chapter 5.4.6.1:         For constants in F12/F72 format see table MCSP/SSP Constant             Values (Case 1)         For constant in F24 format see table MCSP/SSP Constant Values             (Case 2)         </li> </ul>
DAIS	4	rw	<ul> <li>Disable AIS to System Interface</li> <li>See also Chapter 5.5.9.</li> <li>0<sub>B</sub> , AIS is automatically inserted into the data stream to RDO if OctalFALCTM channel is in asynchronous state.</li> <li>1<sub>B</sub> , Automatic AIS insertion is disabled. Furthermore, AIS insertion can be initiated by programming bit FMR2.SAIS.</li> </ul>
SAIS	3	rw	Send AIS Towards System Interface Sends AIS (blue alarm) on output RDO towards system interface. This function is not influenced by bit FMR2.DAIS.



T1/J1 Registers

Field	Bits	Туре	Description
PLB	2	rw	Payload Loop-Back See Chapter 5.7.3.
			Note: PLB is logically ored with the loop switching performed by automatic loop switching by BOM messages.
			<ul> <li>0<sub>B</sub> , Normal operation. Payload loop is disabled.</li> <li>1<sub>B</sub> , The payload loop-back loops the data stream from the receiver section back to transmitter section. Looped data is output on pin RDO. Data received on port XDI, XSIG, SYPX and XMFS is ignored. With FMR4.TM = '1' all 193-bits per frame are looped back. If FMR4.TM = '0' the DL- or FS- or CRC-bits are generated internally. AIS is sent immediately on port RDO by setting the FMR2.SAIS bit. During payload loop is active the receive time slot offset (registers RC(1:0)) should not be changed. It is recommended to write the actual value of XC1 into this register once again, because a write access to register XC1 sets the read/write pointer of the transmit elastic buffer into its optimal position to ensure a maximum wander compensation (the write operation forces a slip).</li> </ul>
AXRA	1	rw	Automatic Transmit Remote Alarm
			<ul> <li>0<sub>B</sub> , Normal operation</li> <li>1<sub>B</sub> , The remote alarm (yellow alarm) bit is set automatically in the outgoing data stream if the receiver is in asynchronous state (FRS0.LFA bit is set). In synchronous state the remote alarm bit is reset.</li> </ul>
EXZE	0	rw	Excessive Zeros Detection Enable
			Selects error detection mode in the bipolar receive bit stream.
			<ul> <li>0<sub>B</sub> , Only bipolar violations are detected.</li> <li>1<sub>B</sub> , Bipolar violations and zero strings of 8 or more contiguous zeros in B8ZS code or more than 15 contiguous zeros in AMI code are detected additionally and counted in the code violation counter CVC.</li> </ul>

# Table 109 MCSP/SSP Constant Values (Case 1)

Name and Description	Value
Synchronization/Resynchronization Procedure (F12/F72)	00 <sub>B</sub>
Specified number of errors in both FT framing and FS framing lead to loss of sync	_
(FRS0.LFA is set). In the case of FS-bit framing errors, bit FRS0.LMFA is set additionally. A	
complete new synchronization procedure is initiated to regain pulseframe alignment and	
then multiframe alignment.	



#### T1/J1 Registers

# Table 109 MCSP/SSP Constant Values (Case 1) (cont'd)

Name and Description	Value
<b>Synchronization/Resynchronization Procedure (F12/F72)</b> Specified number of errors in FT framing has the same effect as above. Specified number of errors in FS framing only initiates a new search for multiframe alignment without influencing pulseframe synchronous state (FRS0.LMFA is set).	01 <sub>B</sub>
<b>Synchronization/Resynchronization Procedure (F12)</b> (not in F72 format) A one enables a synchronization mode which is able to choose multiple framing pattern candidates step by step. I.e. if in synchronous state the CRC error counter indicates that the synchronization might have been based on an alias framing pattern, setting of FMR0.FRS leads to synchronization on the next candidate available. However, only the previously assumed candidate is discarded in the internal framing pattern memory. The latter procedure can be repeated until the framer locks on the right pattern (no extensive CRC errors). Therefore bit FMR1.CRC must be set.	10 <sub>B</sub>

#### Table 110 MCSP/SSP Constant Values (Case 2)

Name and Description	Value
Synchronization/Resynchronization Procedure (F24) normal operation: synchronization is achieved only on verification the framing pattern.	00 <sub>B</sub>
<b>Synchronization/Resynchronization Procedure (F24)</b> Synchronous state is reached when three consecutive multiframe pattern are correctly found independent of the occurrence of CRC6 errors.	01 <sub>B</sub>
<b>Synchronization/Resynchronization Procedure (F24)</b> A one enables a synchronization mode which is able to choose multiple framing pattern candidates step by step. I.e. if in synchronous state the CRC error counter indicates that the synchronization might have been based on an alias framing pattern, setting of FMR0.FRS leads to synchronization on the next candidate available. However, only the previously assumed candidate is discarded in the internal framing pattern memory. The latter procedure can be repeated until the framer locks on the right pattern (no extensive CRC errors). Therefore bit FMR1.CRC must be set.	10 <sub>B</sub>
<b>Synchronization/Resynchronization Procedure (F24)</b> Synchronization is achieved on verification the framing pattern and the CRC6 bits. Synchronous state is reached when framing pattern and CRC6 checksum are correctly found. For correct operation the CRC check must be enabled by setting bit FMR1.CRC.	11 <sub>B</sub>



# T1/J1 RegistersLOOP

LOOP

LOOP_T LOOP				Offset xx1F <sub>H</sub>			Reset Value 00 <sub>H</sub>		
	7	6	5	4	3	2	1	0	
	Res	RTM	ECLB			CLA			
		rw	rw			rw		<u> </u>	

Field	Bits	Туре	Description
RTM	6 n		<b>Receive Transparent Mode</b> Setting this bit disconnects control of the internal elastic store from the receiver. The elastic store is now in a "free running" mode without any possibility to actualize the time slot assignment to a new frame position in case of resynchronization of the receiver. This function can be used together with the "disable AIS to system interface" feature (FMR2.DAIS) to realize undisturbed transparent reception. This bit should be enabled in case of unframed data reception mode. See also <b>Chapter 5.5.9</b> .
ECLB	5	rw	<ul> <li>Enable Channel Loop-Back</li> <li>0<sub>B</sub> , Disables the channel loop-back.</li> <li>1<sub>B</sub> , Enables the channel loop-back selected by this register. Note: CAS-BR must be switched off (FMR5.EIBR = ´0´) while channel loop back is enabled.</li> </ul>
CLA	4:0	rw	<b>Channel Address For Loop-Back</b> CLA values 1 to 24 selects the channel. During loop-back, the contents of the associated outgoing channel on ports XL1/XDOP/XOID and XL2/XDON is equal to the idle channel code programmed in register IDLE.



# Framer Mode Register 4

FMR4_T Framer Mode Register 4				Offset xx20 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
Г	7	6	5	4	3	2	1	0	
	AIS3	ТМ	XRA	SSC		Αυτο	FM		
-	rw	rw	rw	rw		rw	rw		

Field	Bits	Туре	Description
AIS3	7	rw	Select AIS Condition
			<ul> <li>0<sub>B</sub> , AIS (blue alarm) is indicated (FRS0.AIS) when two or less zeros in the received bit stream are detected in a time interval of 12 frames (F4, F12, F72) or 24 frames (ESF).</li> <li>1<sub>B</sub> , AIS (blue alarm) detection is only enabled when OctalFALCTM is in asynchronous state. The alarm is indicated (FRS0.AIS) when three or less zeros within a time interval of 12 frames (F4, F12, F72), or five or less zeros within a time interval of 24 frames (ESF) are detected in the received bit stream.</li> </ul>
ТМ	6	rw	Transparent ModeSetting this bit enables the transparent mode:In transmit direction bit 8 of every FS/DL time slot from the system internalhighway (XDI) is inserted in the F-bit position of the outgoing frame.Internal framing generation, insertion of CRC and DL data is disabled.
XRA	5	rw	<ul> <li>Transmit Remote Alarm (Yellow Alarm)</li> <li>If high, remote alarm is sent on the PCM route. Clearing the bit removes the remote alarm pattern. Remote alarm indication depends on the multiframe structure as follows:</li> <li>F4: Bit2 = '0' in every speech channel</li> <li>F12: If FMR0.SRAF = '0': bit2 = '0' in every speech channel; If FMR0.SRAF = '1': FS-bit of frame 12 is forced to "1"</li> <li>ESF: If FMR0.SRAF = '0': pattern " '111111100000000 11111111000<sub>b</sub>' in data link channel; if FMR0.SRAF = '1': bit2 = '0' in every speech channel</li> </ul>



Field	Bits	Туре	Description
SSC	4:3	rw	$\begin{array}{l} \textbf{Select Sync Conditions} \\ Loss of Frame Alignment (FRS0.LFA or opt. FRS0.LMFA) is declared if the following constants are incorrect. It depends on the selected multiframe format and optionally on bit FMR2.SSP which framing bits are observed, see Chapter 5.4.2:  • FT-bits \rightarrow FRS0.LFA• F12, F72:SSP = '0': FT-bits \rightarrow FRS0.LFA and FS-bits \rightarrow FRS0.LFA and FRS0.LMFA• F12, F72:SSP = '1': FT \rightarrow FRS0.LFA and FS \rightarrow FRS0.LFA• F12, F72:SSP = '1': FT \rightarrow FRS0.LFA and FS \rightarrow FRS0.LMFA• ESF: ESF framing bits \rightarrow FRS0.LFA00B , 2 out of 4 framing bits01B , 2 out of 5 framing bits in F4/12/72 format10B , 2 out of 6 framing bits per multiframe period in ESF format11B , 4 consecutive multiframe pattern in ESF format$
AUTO	2	rw	<ul> <li>Enable Auto Resynchronization</li> <li>See Chapter 5.4.2.</li> <li>0<sub>B</sub> , The receiver does not re synchronize automatically. Starting a new synchronization procedure is possible by the bits FMR0.EXLS or FMR0.FRS.</li> <li>1<sub>B</sub> , Auto-resynchronization is enabled.</li> </ul>
FM	1:0	rw	Select Frame ModeSee Chapter 5.4.1, see also Table 49. $00_B$ , 12-frame multiframe format (F12, D3/4) $01_B$ , 4-frame multiframe format (F4) $10_B$ , 24-frame multiframe format (ESF) $11_B$ , 72-frame multiframe format (F72, remote switch mode)



# Framer Mode Register 5

FMR5_T Framer Mode Register 5					fset 21 <sub>H</sub>	Reset Value 00 <sub>H</sub>		
	7	6	5	4	3	2	1	0
	DLM	EIBR	XLD	XLU	Res	ХТМ	SSC2	Res
	rw	rw	rw	rw		rw	rw	

Field	Bits	Туре	Description
DLM	7	rw	DL Bit Access Mode See Chapter 5.3.6.1. 0 <sub>B</sub> , DL bit access as for QuadFALC®. 1 <sub>B</sub> , improved DL bit access.
EIBR	6	rw	<ul> <li>Enable Internal Bit Robbing Access</li> <li>0<sub>B</sub> , Normal operation.</li> <li>1<sub>B</sub> , A one in this bit position causes the transmitter to send the bit robbing signaling information stored in the XS(12:1) (ESF, F12, 72) registers or serial CAS in the corresponding time slots.</li> </ul>
XLD	5	rw	<ul> <li>Transmit Line Loop-Back (LLB) Down Code</li> <li>0<sub>B</sub> , Normal operation.</li> <li>1<sub>B</sub> , A one in this bit position causes the transmitter to replace normal transmit data with the LLB down (deactivate) Code continuously until this bit is reset. The LLB down code is overwritten by the framing/DL/CRC bits optionally.</li> </ul>
XLU	4	rw	Transmit LLB Up Code         0 <sub>B</sub> , Normal operation.         1 <sub>B</sub> , A one in this bit position causes the transmitter to replace normal transmit data with the LLB up (activate) code continuously until this bit is reset. The LLB up code is optionally overwritten by the framing/DL/CRC bits. For proper operation bit FMR5.XLD must be cleared.



Field	Bits	Туре	Description
XTM	2	rw	Transmit Transparent Mode
			<ul> <li>0<sub>B</sub> , Ports SYPX/XMFS define the frame/multiframe begin on the transmit system highway. The transmitter is usually synchronized on this externally sourced frame boundary and generates the FS/DL-bits according to this framing. Any change of the transmit time slot assignment subsequently produces a change of the FS/DL-bit positions.</li> <li>1<sub>B</sub> , Disconnects the control of the transmit system interface from the transmitter. The transmitter is now in a free running mode without any possibility to actualize the multiframe position. The framing (FS/DL-bits) generated by the transmitter are not "disturbed" (in case of changing the transmit time slot assignment) by the transmit system highway unless register XC1 is written. This bit should be set if loop-timed application is selected. For proper operation the transmit elastic buffer (2 frames, SIC1.XBS(1:0) = '10b') has to be enabled.</li> </ul>
SSC2	1	rw	Select Sync Conditions Only valid in ESF framing format. Loss of Frame Alignment FRS0.LFA is declared if more than 320 CRC6 errors per second interval are detected.



# T1/J1 RegistersTransmit Control 0

#### **Transmit Control 0**

XC0_T Transmit Control 0					Offset xx22 <sub>H</sub>				
ſ	7	6	5	4	3	2	1	0	
	BRM	MFBS	BRIF	BRFO		XCO10	XCO9	XCO8	
L	rw	rw	rw	rw		rw	rw	rw	

Field	Bits	Туре	Description
BRM	7	rw	<b>Enable Bit Robbing Marker</b> A one in this bit marks the robbed bit positions on the system highway. RSIGM marks the receive and XSIGM marks the transmit robbed bits.
MFBS	6	rw	<ul> <li>Enable pure Multiframe Begin Signals</li> <li>Only valid if ESF or F72 format is selected.</li> <li>0<sub>B</sub> , RMFB marks the beginning of every received superframe. Additional pulses are provided every 12 frames when using ESF/F24 or F72 format.</li> <li>1<sub>B</sub> , RMFB marks the beginning of every received multiframe.</li> </ul>
BRIF	5	rw	$\begin{array}{l} \textbf{Bit Robbing Idle Function} \\ \text{Note that the bit robbing idle feature is not operational in serial CAS} \\ \text{together with F72 mode.} \\ \textbf{0}_{B}  , \text{bit robbing information is overwritten in idle channels.} \\ \textbf{1}_{B}  , \text{bit robbing information is not overwritten in idle channels.} \end{array}$
BRFO	4:3	rw	<ul> <li>Bit Robbing Force One</li> <li>Setting this bit forces the robbed bits high transmitted on port RDO. The received signaling data stream for the signaling controller is not influenced by this bit.(CAS-BR information can be transferred to the system interface or be set to a fixed value.)</li> <li>00<sub>B</sub> , robbed bits are transferred on RDO as they are received (default).</li> <li>01<sub>B</sub> , robbed bits are forced high on RDO, even if marked as "cleared channels".</li> <li>10<sub>B</sub> , reserved.</li> <li>11<sub>B</sub> , robbed bits are forced high on RDO except for those channels which are marked as "cleared channels".</li> </ul>
XCO10 XCO9	2 1	rw	Transmit Offset Initial value loaded into the transmit bit counter at the trigger edge of
XCO8	0		SCLKX when the synchronous pulse on port SYPX or XMFS is active Refer to register XC1.



#### T1/J1 RegistersTransmit Control 1

#### **Transmit Control 1**

A write access to this address resets the transmit elastic buffer to its basic starting position. Therefore, updating the value should only be done when the OctalFALCTM is initialized or when the buffer should be centered. As a consequence a transmit slip will occur. See **Chapter 5.6.3.1**.

XC1_T Transmit Cor	ntrol 1			set 23 <sub>H</sub>			Reset Value 9C <sub>H</sub>				
7	6	5	4	3	2	1	0				
	хсо										
	rw										

Field	Bits	Туре	Description
XCO	7:0	rw	<ul> <li>Transmit Offset Initial value loaded into the transmit bit counter at the trigger edge of SCLKX when the synchronous pulse on port SYPX/XMFS is active.Calculation of delay time T (SCLKX cycles) depends on the value X of the transmit offset register XC(1:0): <ul> <li>System clocking rate: Modulo 2.048 MHz (SIC2.SSC2 = 0): 0 ≤ T ≤ 4: X = 4 - T and 5 ≤ T ≤ maximum delay: X = 256 x SC/SD - T + 4) with maximum delay = (256 x SC/SD) -1, with SC = system clock defined by SIC1.SSC(1:0)+SIC2.SSC2 and with SD = 2.048 Mbit/s (system clocking n x 2.048 MHz).</li> <li>System clocking rate: modulo 1.544 MHz (SIC2.SSC2 = 1): 0 ≤ T ≤ 4: X = 4 - T + 7 x SC/BF and 5 ≤ T ≤ maximum delay: X = 200 x SC/BF - T + 3 with SC = system clock defined by SIC1.SSC(1:0)+SIC2.SSC2, SD = 1.544 Mbit/s (system clocking n x 1.544 MHz) and with BF = basic frequency = 1.544 MHz. </li> <li>T = Time between the active edge of SCLKX after SYPX pulse begin and beginning of the next frame (F-bit, channel phase 0), measured in number of SCLKX clock intervals; maximum delay: T<sub>max</sub> = (200 x SC/BF) - (7 x SC/BF) - 1. See Chapter 5.6.3.1 for further description.</li> </ul></li></ul>



# T1/J1 RegistersReceive Control 0

#### **Receive Control 0**

RC0_T Receive Control 0				Ofi xx	Reset Value 00 <sub>H</sub>			
_	7	6	5	4	3	2	1	0
	SJR	RRAM	CRCI	XCRCI	RDIS	RCO10	RCO9	RCO8
	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
SJR	7	rw	Select Japanese ITU-T Requirements
			$0_{\rm B}$ , T1: Alarm handling is done according ITU-T G. 704+706 , J1: Alarm handling is done according ITU-T JG. 704+706
RRAM	6	rw	<b>Receive Remote Alarm Mode</b> The conditions for remote (yellow) alarm (FRS0.RRA) detection can be selected by this bit to allow detection even in the presence of a bit error rate of up to 10 <sup>-3</sup> .
			$0_B$ : Detection: F4: Bit2 = '0' in every speech channel per frame. F12: FMR0.SRAF = '0': bit2 = '0' in every speech channel per frame; FMR0.SRAF = '1': S-bit of frame 12 is forced to '1' ESF: FMR0.SRAF = '0': pattern "1111 1111 0000 0000" in data link channel; FMR0.SRAF = '1': bit2 = '0' in every speech channel F72: Bit2 = '0' in every speech channel per frame. Release: The alarm is reset when above conditions are no longer detected
			1 <sub>B</sub> : Detection, bit error rate $10^{-3}$ : F4: Bit2 = '0' in 255 consecutive speech channels. F12: FMR0.SRAF = '0': bit 2 = '0' in 255 consecutive speech channels; FMR0.SRAF = '1': S-bit of frame 12 is forced to '1' ESF: FMR0.SRAF = '0': pattern "1111 1111 0000 0000" in data link channel; FMR0.SRAF = 1: bit 2 = '0' in 255 consecutive speech channels F72: Bit 2 = '0' in 255 consecutive speech channels. Release: Depending on the selected multiframe format the alarm is reset when OctalFALCTM does not detect - the "bit 2 = 0" condition for three consecutive pulse frames (all formats if selected) - the "FS-bit" condition for three consecutive multiframes (F12)



# T1/J1 RegistersReceive Control 0

Field	Bits	Туре	Description
CRCI	5	rw	Automatic CRC6 Bit Inversion If set, all CRC bits of one outgoing extended multiframe are inverted in case a CRC error is flagged for the previous received multiframe. This function is logically ored with RC0.XCRCI.
XCRCI	4	rw	<b>Transmit CRC6 Bit Inversion</b> If set, the CRC bits in the outgoing data stream are inverted before transmission. This function is logically ored with RC0.CRCI.
RDIS	3	rw	Receive Data Input SenseDigital interface, dual-rail: $0_B$ , Inputs RDIP/RDIN are active low $1_B$ , Inputs RDIP/RDIN are active highReceive Data Input SenseDigital interface, CMI: $0_B$ , Input ROID is active high $1_B$ , Input ROID is active low
RCO10	2	rw	Receive Offset/Receive Frame Marker Offset
RCO9	1		Depending on the <u>RP(A to D</u> ) pin function different offsets can be
RCO8	0		programmed. The SYPR and the RFM pin function cannot be selected in parallel. Receive Offset (PC(3:1).RPC(3:0) = $(0000_b)$ ) Initial value loaded into the receive bit counter at the trigger edge of SCLKR when the synchronous pulse on port SYPR is active.Calculation of delay time T (SCLKR cycles) depends on the value X of the receive offset register RC(1:0). Refer to register RC1.



#### T1/J1 RegistersReceive Control 1

#### **Receive Control 1**

	RC1_T Receive Cont	trol 1		Offs xx2				Reset Value 9C <sub>H</sub>
ſ	7	6	5	4	3	2	1	0
				RC	0			
L		I		rv	v			1

Field	Bits	Туре	Description
RCO	7:0	rw	Receive Offset/Receive Frame Marker Offset
			Depending on the RP(A to D) pin function different offsets can be programmed. The SYPR and the RFM pin function cannot be selected in parallel. Receive Offset Receive Frame Marker Offset

#### **Receive Offset**

PC(3:1).RPC(3:0) = '0000<sub>b</sub>'): Initial value loaded into the receive bit counter at the trigger edge of SCLKR when the synchronous pulse on port  $\overline{SYPR}$  is active. Calculation of delay time T (SCLKR cycles) depends on the value X of the receive offset register RC(1:0).

CASE A: system clocking rate: modulo 2.048 MHz (SIC2.SSC2 = '0')

 $0 \leq T \leq 4$ : X = 4 - T

 $5 \le T \le maximum delay: X = 2052 - T$ 

- Maximum delay = (256 x SC/SD) -1
- SC = system clock defined by SIC1.SSC(1:0)+SIC2.SSC
- SD = system data rate

CASE B: system clocking rate: modulo 1.544 MHz (SIC2.SSC2 = '1')

 $0 \le T \le 4$ : X = 4 - T + (7 x SC/SD)

 $5 \le T \le$  maximum delay: X = (200 x SC/SD) + 4 - T

- Maximum delay = 193 x SC/SD 1
- SC = system clock defined by SIC1.SSC(1:0) and SIC2.SSC2
- SD = system data rate
- Delay time T = time between beginning of time slot 0 at RDO and the initial edge of SCLKR after SYPR goes active.

See Chapter 5.6.2.1 for further description.

#### **Receive Frame Marker Offset**

PC(3:1).RPC(3:0) = '0001<sub>b</sub>': Offset programming of the receive frame marker which is output on multifunction port RFM. The receive frame marker can be activated during any bit position of the entire frame and depends on the selected system clock rate.Calculation of the value X of the receive offset register RC(1:0) depends on the bit position which should be marked at marker position MP:

CASE A: System clocking rate: modulo 2.048 MHz (SIC2.SSC2 = '0'):



#### T1/J1 RegistersReceive Frame Marker Offset

 $0 \le MP \le 2045$ : X = MP + 2

2046 ≤ MP ≤ 2047: X = MP - 2046) :

e.g: 2.048 MHz: MP = 0 to 255; 4.096 MHz: MP = 0 to 511, 8.192 MHz: MP = 0 to 1023, 16.384 MHz: MP = 0 to 2047.

CASE B: System clocking rate: modulo 1.544 MHz (SIC2.SSC2 = '1') :

 $0 \le MP \le 193 x (SC/SD) - 3: X = MP + 2 + 7 x SC/SD$ 

193 x (SC/SD) -2  $\leq$  MP  $\leq$  maximum delay: X = MP + 2 - 186 x SC/SD

- Maximum delay = 193 x SC/SD 1
- SC = system clock defined by SIC1.SSC(1:0) and SIC2.SSC2
- SD = system data rate

See Chapter 5.6.2.1 for further description.



#### T1/J1 RegistersTransmit Pulse Mask 0

#### Transmit Pulse Mask 0

See Chapter 3.7.5 and Chapter 3.7.5.1. The transmit pulse shape which is defined in ITU-T G.703 is output on pins XL1 and XL2. The level of the pulse shape can be programmed by registers XPM(2:0) if XPM2.XPDIS is set to '0' to create a custom waveform. If XPM2.XPDIS is set to '1', the custom waveform can be programed by the registers TXP(16:1) and the register bits of XPM(2:0) are unused with exception of the bits XPM2.XLT, XPM2.DAXLT and XPM2.XPDIS. In order to get an optimized pulse shape for the external transformers each pulse shape is internally divided into four sub pulse shapes if XPM2.XPDIS is set to '0'. In each sub pulse shape a programmed 5-bit value defines the level of the analog voltage on pins XL1/2. Together four 5-bit values have to be programmed to form one complete transmit pulse shape. The four 5-bit values are sent in the following sequence:

XP04 to 00: First pulse shape level

XP14 to 10: Second pulse shape level

XP24 to 20: Third pulse shape level

XP34 to 30: Fourth pulse shape level.

Changing the LSB of each subpulse in registers XPM(2:0) changes the amplitude of the differential voltage on XL1/2 by approximately 80 mV. Recommended values for standard applications are given in Table 22 and Table 23.

Note that in the special cases were the LBO pulse masks are performed in T1 mode, the programming of the pulse masks is done internally, independent on the settings in XPM(2:0).

XPM0_T Transmit Pul	se Mask0			set 26 <sub>H</sub>			Reset Value 7B <sub>H</sub>	
7	6	5	4	3	2	1	0	
XP12	XP11	XP10	XP04	XP03	XP02	XP01	XP00	

XP12	XP11	XP10	XP04	XP03	XP02	XP01	XP00	
rw	-							

Field	Bits	Туре	Description	
XP12	7	rw	Bit 2 of second pulse shape level	
XP11	6	rw	Bit 1 of second pulse shape level	
XP10	5	rw	Bit 0 (LSB) of second pulse shape level	
XP04	4	rw	Bit 4 (MSB) of first pulse shape level	
XP03	3	rw	Bit 3 of first pulse shape level	
XP02	2	rw	Bit 2 of first pulse shape level	
XP01	1	rw	Bit 1 of first pulse shape level	
XP00	0	rw	Bit 0 (LSB) of first pulse shape level	



# T1/J1 RegistersTransmit Pulse Mask 1

#### **Transmit Pulse Mask 1**

For description see Transmit Pulse Mask 0

XPM1_T Transmit Pul	se Mask1			fset 27 <sub>H</sub>			Reset Value 03 <sub>H</sub>
7	6	5	4	3	2	1	0
XP30	XP24	XP23	XP22	XP21	XP20	XP14	XP13
rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description	
XP30	7	rw	Bit 0 (LSB) of fourth pulse shape level	
XP24	6	rw	Bit 4 (MSB) of third pulse shape level	
XP23	5	rw	Bit 3 of third pulse shape level	
XP22	4	rw	Bit 2 of third pulse shape level	
XP21	3	rw	Bit 1of third pulse shape level	
XP20	2	rw	Bit 0 (LSB) of third pulse shape level	
XP14	1	rw	Bit 4 (MSB) of second pulse shape level	
XP13	0	rw	Bit 3 of second pulse shape level	



#### T1/J1 RegistersTransmit Pulse-Mask Register 2

#### Transmit Pulse-Mask Register 2

For description see Transmit Pulse Mask 0

XPM2_T Transmit	Pulse-Mask Reg	ister 2		fset 28 <sub>H</sub>			Reset Value 40 <sub>H</sub>
7	6	5	4	3	2	1	0
0	XLT	DAXLT	XPDIS	XP34	XP33	XP32	XP31
rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
0	7	rw	Fixed 0
XLT	6	rw	Transmit Line Tristate         0 <sub>B</sub> , Normal operation         1 <sub>B</sub> , Transmit line XL1/XL2 or XDOP/XDON are switched into high- impedance state. If this bit is set the transmit line monitor status information is frozen (default value after hardware reset).
DAXLT	5	rw	<ul> <li>Disable Automatic Tristating of XL1/2</li> <li>O<sub>B</sub> , Normal operation. If a short is detected on pins XL1/2 the transmit line monitor sets the XL1/2 outputs into a high-impedance state.</li> <li>1<sub>B</sub> , If a short is detected on pins XL1/2, the automatic setting of these pins into a high-impedance state (by the XL-monitor) is disabled.</li> </ul>
XPDIS	4	rw	Disable XPM Values $0_B$ , XP values from registers XPM(2:0) are used for pulse shaping. $1_B$ , TXP values from registers TXP(16:1) are used for pulse shaping.
XP34	3	rw	Bit 4 (MSB) of second pulse shape level
XP33	2	rw	Bit 3 of fourth pulse shape level
XP32	1	rw	Bit 2 of fourth pulse shape level
XP31	0	rw	Bit 1 of fourth pulse shape level

#### Table 111 Transmit Pulse-Mask Registers

	7	6	5	4	3	2	1	0
XPM0	XP12	XP11	XP10	XP04	XP03	XP02	XP01	XP00
XPM1	XP30	XP24	XP23	XP22	XP21	XP20	XP14	XP13
XPM2	0	XLT	DAXLT	XPDIS	XP34	XP33	XP32	XP31



#### T1/J1 RegistersSystem Interface Control Register 4

#### System Interface Control Register 4

This register configures the clock edge selection of the system interface signals SYPR and SYPX in relation to the clock edge used for the data.

	SIC4_T System Interface Control Register 4				fset 2A <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
			Res			CES	SYPRCE	SYPXCE
		1	1	1	1	rw	rw	rw

Field	Bits	Туре	Description
CES	2	rw	Clock Edge Selection Enable         This bit enables the function of SYPRCE and SYPXCE.         0 <sub>B</sub> , SYPRCE and SYPXCE are disabled. (SYPR and SYPX are clocked by the same edge as receive interface data and marker.)         1 <sub>B</sub> , SYPRCE and SYPXCE are enabled.
SYPRCE	1	rw	SYPR Clock Edge Selection         See Chapter 5.6.         0 <sub>B</sub> , SYPR is clocked by the same edge as receive interface data and marker, see SIC1_T.         1 <sub>B</sub> , SYPR is clocked by the opposite edge as receive interface data and marker, see SIC1_T.
SYPXCE	0	rw	SYPX Clock Edge Selection         See Chapter 5.6.         0 <sub>B</sub> , SYPX is clocked by the same edge as transmit interface data and marker, see SIC1_T.         1 <sub>B</sub> , SYPX is clocked by the opposite edge as transmit interface data and marker, see SIC1_T.



# T1/J1 RegistersIdle Channel Code Register

# Idle Channel Code Register

IDLE_T Idle Channel Code Register				Offs xx2				Reset Value 00 <sub>H</sub>
Г	7 6 5		5	4	3	2	1	0
					L			
L		1	1	rv	/	1		1

Field	Bits	Туре	Description
IDL	7:0	rw	Idle Channel Code         If channel loop-back is enabled by programming the register LOOP.ECLB         = '1', the contents of the assigned outgoing channel on ports XL1/XL2 or XDOP/XDON is set equal to the idle channel code selected by this register.         Additionally, the specified pattern overwrites the contents of all channels of the outgoing PCM frame selected by the idle channel registers ICB(3:1). IDL7 is transmitted first.



#### T1/J1 RegistersTransmit DL-Bit Register 1

#### Transmit DL-Bit Register 1

XDL1_T Transmit DL-Bit Register 1				fset 2C <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0		
XDL1									
L	rw								

Field	Bits	Туре	Description
XDL1	7:0	rw	Transmit FS/DL-Bit Data
			The DL-bit register access is enabled by setting bits FMR1.EDL = '1'. With the transmit multiframe begin an interrupt ISR1.XMB is generated and the contents of these registers XDL(3:1) is copied into a shadow register. The contents is subsequently sent out in the data stream of the next outgoing multiframe if no transparent mode is enabled. XDL10 is sent out first. In F4 frame format only XDL10+XDL11 are transmitted. In F24 frame format XDL10 to 23 are shifted out. In F72 frame format XDL10 to 37 are transmitted. The transmit multiframe begin interrupt (XMB) requests that these
			registers should be serviced. If requests for new information are ignored, the current contents is repeated.

#### **Similar Registers**

Registers XDL2 and XDL3 have the same layout and description.

The Offset Addresses are listed in XDLn Overview, for bit names refer to Transmit DL-Bit Registers

#### Table 112 XDLn Overview

Register Short Name	Register Long Name	Offset Address	Page Number
XDL2	Transmit DL-Bit Register 2	2D <sub>H</sub>	
XDL3	Transmit DL-Bit Register 3	2E <sub>H</sub>	

#### Table 113 Transmit DL-Bit Registers

	7	6	5	4	3	2	1	0
XDL1	XDL17	XDL16	XDL15	XDL14	XDL13	XDL12	XDL11	XDL10
XDL2	XDL27	XDL26	XDL25	XDL24	XDL23	XDL22	XDL21	XDL20
XDL3	XDL37	XDL36	XDL35	XDL34	XDL33	XDL32	XDL31	XDL30



#### T1/J1 RegistersClear Channel Register 1

#### **Clear Channel Register 1**

CCB1_T Clear Channel Register 1					fset 2F <sub>H</sub>		Reset Value 00 <sub>H</sub>	
F	7	6	5	4	3	2	1	0
	CH1	CH2	CH3	CH4	CH5	CH6	CH7	CH8
	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description					
CH1	7	rw	Channel Selection Bits					
CH2	6							
CH3	5		$0_{\rm B}$ , Normal operation. Bit robbing information and zero code					
CH4	4		suppression (ZCS, B7 stuffing) can change contents of the selec speech/data channel if assigned modes are enabled by bits					
CH5	3		FMR5.EIBR and FMR0.XC(1:0).					
CH6	2		1 <sub>B</sub> , Clear channel mode. Contents of selected speech/data channel					
CH7	1		are not overwritten by internal or external bit robbing and ZCS					
CH8	0		information. Transmission of channel assigned signaling and control of pulse-density is applied by the user.					

#### **Similar Registers**

Registers CCB2 and CCB3 have the same description.

The Offset Addresses are listed in CCBn Overview, for layout and bit names refer to Clear Channel Registers

#### Table 114 CCBn Overview

Register Short Name	Register Long Name	Offset Address	Page Number
CCB2	Clear Channel Register 2	30 <sub>H</sub>	
CCB3	Clear Channel Register 3	31 <sub>H</sub>	

#### Table 115 Clear Channel Registers

	7	6	5	4	3	2	1	0
CCB1	CH1	CH2	CH3	CH4	CH5	CH6	CH7	CH8
CCB2	CH9	CH10	CH11	CH12	CH13	CH14	CH15	CH16
CCB3	CH17	CH18	CH19	CH20	CH21	CH22	CH23	CH24



#### T1/J1 RegistersIdle Channel Register 1

#### **Idle Channel Register 1**

	CB1_T Ile Channel	Register 1			fset 32 <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	IC1	IC2	IC3	IC4	IC5	IC6	IC7	IC8
	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description			
IC1	7	rw	Idle Channel Selection Bits			
IC2	6		These bits define the channels (time slots) of the outgoing PCM frame to			
IC3	5		be altered.			
IC4	4		$0_{B}$ , Normal operation. $1_{B}$ , Idle channel mode. The contents of the selected channel is			
IC5	3		1 <sub>B</sub> , Idle channel mode. The contents of the selected channel is overwritten by the idle channel code defined by register IDLE.			
IC6	2					
IC7	1					
IC8	0					

#### **Similar Registers**

Registers ICB2 and ICB3 have the same description.

The Offset Addresses are listed in ICBn Overview, for layout and bit names refer to Idle Channel Registers

#### Table 116 ICBn Overview

Register Short Name	Register Long Name	Offset Address	Page Number
ICB2	Idle Channel Register 2	33 <sub>H</sub>	
ICB3	Idle Channel Register 3	34 <sub>H</sub>	

#### Table 117 Idle Channel Registers

	7	6	5	4	3	2	1	0
ICB1	IC1	IC2	IC3	IC4	IC5	IC6	IC7	IC8
ICB2	IC9	IC10	IC11	IC12	IC13	IC14	IC15	IC16
ICB3	IC17	IC18	IC19	IC20	IC21	IC22	IC23	IC24



#### Line Interface Mode 0

	LIM0_T Line Interface	e Mode 0			fset 36 <sub>H</sub>			Reset Value 00 <sub>H</sub>
F	7	6	5	4	3	2	1	0
	XFB	XDOS	RTRS	DCIM	EQON	RLM	LL	MAS
L	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
XFB	7	rw	<b>Transmit Full Bauded Mode</b> Only applicable for dual-rail mode (bit LIM1.DRS = ´1´).
			Note: If CMI coding is selected (FMR0.XC(1:0) = $(01_b)$ ) this bit has to be cleared.
			<ul> <li>0<sub>B</sub> , Output signals XDOP/XDON are half bauded (normal operation).</li> <li>1<sub>B</sub> , Output signals XDOP/XDON are full bauded.</li> </ul>
XDOS	6	rw	Transmit Data Out Sense
			Note: If CMI coding is selected (FMR0.XC(1:0) = $(01_b)$ ) this bit has to be cleared. The transmit frame marker XFM is independent of this bit.
			0 <sub>B</sub> , Output signals XDOP/XDON are active low. Output XOID is active high (normal operation).
			1 <sub>B</sub> , Output signals XDOP/XDON are active high. Output XOID is active low.
RTRS	5	rw	<b>Receive Termination Resistance Selection</b> This bit controls the analog switch of the receive line interface, see <b>Chapter 3.6.6</b> .
			Note: If the RLT functionality is selected at one of the multi function ports, a logical equivalence is build out of RTRS and RLT for controlling the analog switch. If RLT functionality is not configured at one of the multi function ports, the analog switch is controlled only by RTRS.
			$0_{\rm B}$ , analog switch is switched off. $1_{\rm B}$ , analog switch is switched on.
DCIM	4	rw	Digital Clock Interface Mode
			Note: DCO-X must be used in DCIM mode (CMR1.DXJA = ´0´).
			<ul> <li>0<sub>B</sub> , normal operation.</li> <li>1<sub>B</sub> , enables the digital Clock Interface Mode (synchronization interface mode) according to ITU-T G.703, Section 13. A 2048/1544 kHz clock is expected on RL1/2. On XL1/2 a 2048/1544 kHz output clock is driven. The transmit clock signal on XL1/2 is derived from the clock supplied on SCLKX (CMR1.DXSS = '0').</li> </ul>



Field	Bits	Туре	Description
EQON	3	rw	Receive Equalizer On
_			Note: This function is no longer used. The receive equalizer automatically adapts to the incoming signal level. This bit is ignored to assure software compatibility with QuadFALC®.
RLM	2	rw	Receive Line Monitoring         See Chapter 3.6.7.         0 <sub>B</sub> , Normal receiver mode         1 <sub>B</sub> , Receiver mode for receive line monitoring; the receiver sensitivity is increased to detect resistively attenuated signals of -20 dB (shorthaul mode only)
LL	1	rw	Local LoopSee Chapter 5.7.4.0B, Normal operation1B, Local loop active. The local loop-back mode disconnects the receive lines RL1/RL2 or RDIP/RDIN from the receiver. Instead of the signals coming from the line the data provided by system interface is routed through the analog receiver back to the system interface. The unipolar bit stream is transmitted undisturbedly on the line. Receiver and transmitter coding must be identical. Operates in analog and digital line interface mode. In analog line interface mode data is transferred through the complete analog receiver.
MAS	0	rw	Master ModeSee Chapter 3.6.5.0B, Slave mode1B, Master mode on. Setting this bit the DCO-R circuitry is frequency synchronized to the clock (1.544, 2.048 MHz or 8 kHz, seeIPC.SSYF, LIM1.DCOC) supplied by SYNC. If this pin is connected to VSS or VDD (or left open and pulled up to VDD internally) the DCO-R circuitry is centered and no receive jitter attenuation is performed (only if 1.544 or 2.048 MHz clock is selected by resetting bit IPC.SSYF). The generated clocks are stable.



#### Line Interface Mode 1

LIM1_T Line Interface Mode 1					fset 37 <sub>H</sub>	Reset Value 80 <sub>H</sub>		
Г	7	6	5	4	3	2	1	0
	CLOS		RIL		DCOC	JATT	RL	DRS
L	rw		rw	1	rw	rw	rw	rw

Field	Bits	Туре	Description
CLOS	7	rw	Clear data in case of LOS
			0 <sub>B</sub> , Normal receiver mode, receive data stream is transferred normally in long-haul mode
			<ul> <li>1<sub>B</sub> , In long-haul mode received data is cleared (driven low), as soon as LOS is detected</li> </ul>
RIL	6:4	rw	Receive Input ThresholdOnly valid if analog line interface is selected (LIM1.DRS = 0)."No signal" is declared if the voltage between pins RL1 and RL2 dropsbelow the limits programmed by bits RIL(2:0) and the received datastream has no transition for a period defined in the PCD register.See Chapter 5.1.2 and the DC characteristics (Table 139) for detail.
DCOC	3	rw	DCO-R Control
			Note: If IPC.SSYF = ´1´, external reference clock frequency is 8.0 kHz independent of DCOC.
			0 <sub>B</sub> , 1.544 MHz reference clock for the DCO-R circuitry provided on pin SYNC.
			<ul> <li>1<sub>B</sub> , 2.048 MHz reference clock for the DCO-R circuitry provided on pin SYNC.</li> </ul>
JATT	2	rw	Transmit Jitter Attenuator See Chapter 3.7.4 and Chapter 5.7.2.
			Note: JATT is only used to define the jitter attenuation during remote loop operation. Remote loop operation can be set by LIM1.RL or by automatic loop switching by BOM messages. Jitter attenuation during normal operation is not affected by JATT.
			<ul> <li>0<sub>B</sub> , Transmit jitter attenuator is disabled for remote Loop. Transmit data bypasses the remote loop jitter attenuator buffer.</li> <li>1<sub>B</sub> , Jitter attenuator is active for remote loop . Received data from pins RL1/2 or RDIP/N or ROID is sent "jitter-free" on ports XL1/2 or XDOP/N or XOID. The de-jittered clock is generated by the DCO-X circuitry.</li> </ul>



Field	Bits	Туре	Description			
RL	1	rw	Remote Loop         See Chapter 5.7.2.         Note: RL is logically ored with automatic loop switching by BOM messages.         0 <sub>R</sub> , Normal operation.			
DRS	0	rw	<ul> <li>O<sub>B</sub> , Normal operation.</li> <li>1<sub>B</sub> , Remote Loop active.</li> <li>Dual-Rail Select</li> </ul>			
			<ul> <li>0<sub>B</sub> , The ternary interface is selected. Multifunction ports RL1/2 and XL1/2 become analog in/outputs.</li> <li>1<sub>B</sub> , The digital dual-rail interface is selected. Received data is latched on multifunction ports RDIP/RDIN while transmit data is output on pins XDOP/XDON.</li> </ul>			



# T1/J1 RegistersPulse Count Detection Register

# **Pulse Count Detection Register**

	PCD_T Pulse Count Detection Register			Offset xx38 <sub>H</sub>			Reset V	
Г	7	6	5	4	3	2	1	0
				P	CD			
L				r	W			1]

Field	Bits	Туре	Description
PCD	7:0	rw	Pulse Count DetectionA LOS alarm (red alarm) is detected if the incoming data stream has no transitions for a programmable number T consecutive pulse positions.The number T is programmable by the PCD register and can be calculated as follows: T = 16 x (N+1); with $0 \le N \le 255$ .The maximum time is: 256 x 16 x 648 ns = 2.65 ms. Every detected pulse resets the internal pulse counter. The counter is clocked with the receive clock RCLK.



# T1/J1 RegistersPulse Count Recovery

# Pulse Count Recovery

PCR_T Pulse Count Recovery			Offset xx39 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0	
	PCR							
			r	W				

Field	Bits	Туре	Description
PCR	7:0	rw	Pulse Count Recovery
			A LOS alarm (red alarm) is cleared if a pulse-density is detected in the received bit stream. The number of pulses M which must occur in the predefined PCD time interval is programmable by the PCR register and can be calculated as follows: $M = N+1$ ; with $0 \le N \le 255$ . The time interval starts with the first detected pulse transition. With every received pulse a counter is incremented and the actual counter is compared to the contents of PCR register. If the pulse number reaches or exceeds the PCR value the LOS alarm is reset otherwise the alarm stays active. In this case the next detected pulse transition starts a new time interval. An additional loss-of-signal recovery condition is selected by register LIM2.LOS1. See Chapter 5.1.2.



#### Line Interface Mode 2

LIM2_T Line Interface Mode 2				Offset xx3A <sub>H</sub>				Reset Value 20 <sub>H</sub>		
r	7	6	5	4	3	2	1	0		
	LBO2	LBO1	SLT		SCF	ELT	Res	LOS1		
	rw	rw	rv	I	rw	rw		rw		

Field	Bits	Туре	Description			
LBO2	7	rw	Line Build-Out			
LBO1	6		Selecting the transmitter attenuation is possible in steps of 7.5 dB at 772 kHz which is according to FCC68 and ANSI T1.403, see Table 23. To meet the line build-out defined by ANSI T1.403 registers XPM(2:0) should be programmed as follows: $00_B$ , 0 dB $01_B$ , 7.5 dB $10_B$ , -15 dB $11_B$ , -22.5 dB			
SLT	5:4	rw	Receive Slicer Threshold			
			<ul> <li>00<sub>B</sub> , The receive slicer generates a mark (digital one) if the voltage at RL1/2 exceeds 55% of the peak amplitude.</li> <li>01<sub>B</sub> , The receive slicer generates a mark (digital one) if the voltage at RL1/2 exceeds 67% of the peak amplitude (may be used in some T1/J1 applications).</li> <li>10<sub>B</sub> , The receive slicer generates a mark (digital one) if the voltage at RL1/2 exceeds 50% of the peak amplitude (default, recommended in T1/J1 mode).</li> <li>11<sub>B</sub> , The receive slicer generates a mark (digital one) if the voltage at RL1/2 exceeds 45% of the peak amplitude.</li> </ul>			
SCF	3	rw	Select Corner Frequency of DCO-R Setting this bit reduces the corner frequency of the DCO-R circuit by the factor of ten to 0.6 Hz, see Chapter 3.6.5.			
			Note: Reducing the corner frequency of the DCO-R circuitry increases the synchronization time of the DCO-R.			
ELT	2	rw	Enable Loop-Timed			
			<ul> <li>0<sub>B</sub> , Normal operation</li> <li>1<sub>B</sub> , Transmit clock is generated from the clock supplied by MCLK which is synchronized to the extracted receive route clock. In this configuration the transmit elastic buffer has to be enabled. Refer to register FMR5.XTM. For correct operation of loop timed the remote loop (bit LIM1.RL = 0) must be inactive and bit CMR1.DXSS must be cleared.</li> </ul>			



Field	Bits	Туре	Description			
LOS1	OS1 0 rw		Loss-of-Signal Recovery condition			
			<ul> <li>0<sub>B</sub> , The LOS alarm is cleared if the predefined pulse-density (register PCR) is detected during the time interval which is defined by register PCD.</li> <li>1<sub>B</sub> , Additionally to the recovery condition described above a LOS alarm is only cleared if the pulse-density is fulfilled and no more than 15 contiguous zeros are detected during the recovery interval (according to GR-499-CORE).</li> </ul>			



# T1/J1 RegistersLoop Code Register 1

# Loop Code Register 1

LCR1_T Loop Code Register 1				Offset xx3B <sub>H</sub>			Reset Value 00 <sub>H</sub>		
	7	6	5	4	3	2	1	0	
	EPRM	XPRBS	LDC		LAC		FLLB	LLBP	
	rw	rw	rv	v	r	W	rw	rw	

Field	Bits	Туре	Description			
EPRM	7	rw	<ul> <li>Enable Pseudo-Random Binary Sequence</li> <li>See Chapter 5.7.1.</li> <li>0<sub>B</sub> , Pseudo-random binary sequence (PRBS) monitor is disabled.</li> <li>1<sub>B</sub> , PRBS is enabled. Setting this bit enables incrementing the bit error counter BEC with each detected PRBS bit error. With any change of state of the PRBS internal synchronization status an interrupt ISR3.LLBSC is generated. The current status of the PRBS synchronizer is indicated by bit FRS1.LLBAD.</li> </ul>			
XPRBS	6	rw	<b>Transmit Pseudo-Random Binary Sequence</b> A one in this bit position enables transmission of a pseudo-random bir sequence to the remote end. Depending on bit LLBP the PRBS is generated according to 2 <sup>11</sup> -1, 2 <sup>15</sup> -1, 2 <sup>20</sup> -1 or 2 <sup>23</sup> -1 (ITU-T O. 151). S <b>Chapter 5.7.1</b> .			
LDC	5:4	rw	Length Deactivate (Down) CodeThese bits defines the length of the LLB deactivate code which isprogrammable in register LCR2. See Chapter 5.5.7. $00_B$ , Length: 5 bit $01_B$ , Length: 6 bit, 2 bit, 3 bit $10_B$ , Length: 7 bit $11_B$ , Length: 8 bit, 2 bit, 4bit			
LAC	3:2	rw	Length Activate (Up) CodeThese bits defines the length of the LLB activate code which isprogrammable in register LCR3. See Chapter 5.5.7. $00_B$ , Length: 5 bit $01_B$ , Length: 6 bit, 2 bit, 3 bit $10_B$ , Length: 7 bit $11_B$ , Length: 8 bit, 2 bit, 4bit			
FLLB	1	rw	Framed Line Loop-Back/Invert PRBS         Depending on bit LCR1.XPRBS this bit enables different functions:         LCR1.XPRBS = ´ 0´: see table FLLB Constant Values (Case 1)         LCR1.XPRBS = ´ 1´: see table FLLB Constant Values (Case 2)			
LLBP	0	rw	Line Loop-Back Pattern LCR1.XPRBS = '0': see table LLBP Constant Values (Case 1) LCR1.XPRBS = '1': see table LLBP Constant Values (Case 2)			



T1/J1 Registers

#### Table 118 FLLB Constant Values (Case 1)

Name and Description	Value
Framed Line Loop-Back/Invert PRBS	0 <sub>B</sub>
The line loop-back code is transmitted including framing bits. LLB code overwrites the	
FS/DL-bits.	
Framed Line Loop-Back/Invert PRBS	1 <sub>B</sub>
The line loop-back code is transmitted unframed. LLB code does not overwrite the FS/DL-	
bits.	

#### Table 119 FLLB Constant Values (Case 2)

Name and Description	Value
Framed Line Loop-Back/Invert PRBS	0 <sub>B</sub>
The generated PRBS is transmitted not inverted.	
Framed Line Loop-Back/Invert PRBS	1 <sub>B</sub>
The PRBS is transmitted inverted.	

#### Table 120 LLBP Constant Values (Case 1)

Name and Description	Value
Line Loop-Back Pattern	0 <sub>B</sub>
Fixed line loop-back code according to ANSI T1. 403.	
Line Loop-Back Pattern	1 <sub>B</sub>
Enable user-programmable line loop-back code by register LCR2/3.	

#### Table 121 LLBP Constant Values (Case 2)

Name and Description	Value
Line Loop-Back Pattern 2 <sup>15</sup> -1	0 <sub>B</sub>
Line Loop-Back Pattern 2 <sup>20</sup> -1	1 <sub>B</sub>



# T1/J1 RegistersLoop Code Register 2

# Loop Code Register 2

R2_T op Code R	Register 2			set ЗС <sub>н</sub>			Reset Value 00 <sub>H</sub>
 7	6	5	4	3	2	1	0
	I	1	L	DC	1 1		
			r	N	· · · · · ·		

Field	Bits	Туре	Description
LDC	7:0	rw	Line Loop-Back Deactivate Code If enabled by bit FMR5.XLD = '1' the LLB deactivate code automatically repeats until the LLB generator is stopped. Transmit data is overwritten by the LLB code. LDC0 is transmitted last. For correct operations bit LCR1.XPRBS has to cleared. If LCR2 is changed while the previous deactivate code has been detected and is still received, bit FRS1.LLBDD will stay active until the incoming signal changes or a receiver reset is initiated (CMDR.RRES = '1').



# T1/J1 RegistersLoop Code Register 3

# Loop Code Register 3

LCR3_T Loop Code R	legister 3			fset 3D <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
			L/	AC			
L	1	1	r	W	J I.		1

Field	Bits	Туре	Description
LAC	7:0	rw	Line Loop-Back Activate Code If enabled by bit FMR5.XLU = '1' the LLB activate code automatically repeats until the LLB generator is stopped. Transmit data is overwritten by the LLB code. LAC0 is transmitted last. For correct operations bit LCR1.XPRBS has to cleared.If LCR3 is changed while the previous activate code has been detected and is still received, bit FRS1.LLBAD will stay active until the incoming signal changes or a receiver reset is initiated (CMDR.RRES = '1').



# System Interface Control 1

SIC1_T System Interface Control 1					fset 3E <sub>H</sub>			Reset Value 00 <sub>H</sub>
Г	7	6	5	4	3	2	1	0
	SSC1	SSD1	R	BS	SSC0	BIM	x	BS
-	rw	rw	r	W	rw	rw	r	Ŵ

Field	Bits	Туре	Description
SSC1	7	rw	Select System Clock SIC1.SSC(1:0) and SIC2.SSC2 define the clocking rate on the system highway, see Chapter 5.6. SIC2.SSC2 = '0': See table SSC1 Constant Values (Case 1)
			Note: SIC2.SSC2 = '1': See table SSC1 Constant Values (Case 2)
SSD1	6	rw	Select System Data Rate 1 SIC1.SSD1, FMR1.SSD0 and SIC2.SSC2 define the data rate on the system highway. SIC2.SSC2 = '0': See table SSD1 Constant Values (Case 1)
			Note: SIC2.SSC2 = '1': See table SSD1 Constant Values (Case 2)
RBS	5:4	rw	Receive Buffer SizeSee Chapter 5.1.7, Table 44. $00_B$ , Buffer size: 2 frames $01_B$ , Buffer size: 1 frame $10_B$ , Buffer size: 96 bits $11_B$ , Bypass of receive elastic store
SSC0	3	rw	Select System Clock See bit SSC1.
BIM	2	rw	$\begin{array}{l} \textbf{Bit Interleaved Mode} \\ \text{Only applicable if bit SIC2.SSC2 is cleared. If SIC2.SSC2 is set high, the} \\ \text{bit interleaved mode is automatically performed.} \\ \textbf{0}_{B}  , \text{Byte interleaved mode} \\ \textbf{1}_{B}  , \text{Bit interleaved mode} \end{array}$
XBS	1:0	rw	Transmit Buffer Size
			See Chapter 5.2.1. $00_B$ , Bypass of transmit elastic store $01_B$ , Buffer size: 1 frame $10_B$ , Buffer size: 2 frames $11_B$ , Buffer size: 96 bits



#### T1/J1 Registers

#### Table 122 SSC1 Constant Values (Case 1)

Name and Description	Value
System Clock	00 <sub>B</sub>
2.048 MHz	
System Clock	01 <sub>B</sub>
4.096 MHz	
System Clock	10 <sub>B</sub>
8.192 MHz	
System Clock	11 <sub>B</sub>
16.384 MHz	

#### Table 123 SSC1 Constant Values (Case 2)

Name and Description	Value
System Clock 1.544 MHz	00 <sub>B</sub>
System Clock 3.088 MHz	01 <sub>B</sub>
System Clock 6.176 MHz	10 <sub>B</sub>
System Clock 12.352 MHz	11 <sub>B</sub>

#### Table 124 SSD1 Constant Values (Case 1)

Name and Description	Value
System Data Rate 1	00 <sub>B</sub>
2.048 Mbit/s	
System Data Rate 1	01 <sub>B</sub>
4.096 Mbit/s	
System Data Rate 1	10 <sub>B</sub>
8.192 Mbit/s	
System Data Rate 1	11 <sub>B</sub>
16.384 Mbit/s	

#### Table 125 SSD1 Constant Values (Case 2)

Name and Description	Value
System Data Rate 1	00 <sub>B</sub>
1.544 Mbit/s	
System Data Rate 1	01 <sub>B</sub>
3.088 Mbit/s	
System Data Rate 1	10 <sub>B</sub>
6.176 Mbit/s	
System Data Rate 1	11 <sub>B</sub>
12.352 Mbit/s	



# System Interface Control 2

	SIC2_T System Interf	face Control 2	2	Offset xx3F <sub>н</sub>			Reset Value 00 <sub>H</sub>		
Г	7	6	5	4	3	2	1	0	
	FFS	SSF	CRB	SSC2		SICS	1	Res	
	rw	rw	rw	rw		rw		<u> </u>	

Field	Bits	Туре	Description
FFS	7	rw	<b>Force Freeze Signaling</b> Setting this bit disables updating of the receive signaling buffer and current signaling information is frozen. After resetting this bit and receiving a complete superframe updating of the signaling buffer is started again. The freeze signaling status can also be generated automatically by detection of a loss-of-signal alarm or a loss of frame alignment or a receive slip (only if external register access through RSIG is enabled). This automatic freeze signaling function is logically ored with this bit. The current internal freeze signaling status is output on pin RP(A to C) with selected pin function FREEZE (PC(3:1).RPC(3:0) = '0110 <sub>b</sub> '). Additionally this status is also available in register SIS.SFS.
SSF	6	rw	Serial Signaling FormatOnly applicable if pin function RSIG/XSIG and SIC3.TTRF = '0' is selected. $0_B$ , Bits 1 to 4 in all time slots except time slot 0 are cleared. $1_B$ , Bits 1 to 4 in all time slots except time slot 0 are set high.
CRB	5	rw	<b>Center Receive Elastic Buffer</b> Only applicable if the time slot assigner is disabled ( $PC(3:1)$ .RPC(3:0) = '0001 <sub>b</sub> '), no external or internal synchronous pulse receive is generated. A transition from low to high forces a receive slip and the read pointer of the receive elastic buffer is centered. The delay through the buffer is set to one half of the current buffer size. It should be hold high for at least two 1.544 MHz periods before it is cleared.
SSC2	4	rw	Select System Clock This bit together with SIC1.SSC(1:0) enables the system interface to run with a clock of 1.544, 3.088, 6.176 or 12.352 MHz (SSC2 = ´1´) or 2.048, 4.096, 8.192 or 16.384 MHz (SSC2 = ´0´). See also register SIC1.SSC(1:0).



Field	Bits	Туре	Description
SICS	3:1	rw	System Interface Channel Select
			Only applicable if the system clock rate is greater than 1.544/2.048 MHz. Received data is transmitted on pin RDO/RSIG or received on XDI/XSIG with the selected system data rate. If the data rate is greater than 1.544/2.048 Mbit/s the data is output or sampled in half, a quarter or one eighth of the time slot. Data is not repeated. The time while data is active during a 8 x 488/648 ns time slot is called a channel phase. RDO/RSIG are cleared (driven to low level) while XDI/XSIG are ignored for the remaining time of the 8 x 488/648 ns or for the remaining channel phases. The channel phases are selectable with these bits. $000_B$ , Data active in channel phase 1, valid if system data rate is 16/8/4
			or 12/6/3 Mbit/s 001 <sub>B</sub> , Data active in channel phase 2, valid if data rate is 16/8/4 or 12/6/3 Mbit/s
			$010_{\rm B}$ , Data active in channel phase 3, valid if data rate is 16/8 or 12/6 Mbit/s
			$011_{\rm B}$ , Data active in channel phase 4, valid if data rate is 16/8 or 12/6 Mbit/s
			$100_{B}$ , Data active in channel phase 5, valid if data rate is 16 or 12 Mbit/s
			$101_{B}$ , Data active in channel phase 6, valid if data rate is 16 or 12 Mbit/s
			$110_{\scriptscriptstyle B}$ , Data active in channel phase 7, valid if data rate is 16 or 12 Mbit/s
			$111_{B}$ , Data active in channel phase 8, valid if data rate is 16 or 12 Mbit/s



# System Interface Control 3

	SIC3_T System Inter	Tem Interface Control 3			fset 40 <sub>H</sub>			Reset Value 00 <sub>H</sub>	
Г	7	6	5	4	3	2	1	0	
	СМІ	RRTRI	RTRI	FSCT	RESX	RESR	TTRF	DAF	
	rw	rw	rw	rw	rw	rw	rw	rw	

Field	Bits	Туре	Description
СМІ	7	rw	Select CMI PrecodingOnly valid if CMI code (FMR0.XC(1:0) = '01 <sub>b</sub> ') is selected. This bit definesthe CMI precoding and influences transmit and receive data.Note: Before local loop is closed, B8ZS precoding has to be switched off. $0_B$ , CMI with B8ZS precoding
			$1_{B}$ , CMI without B8ZS precoding
RRTRI RTRI	6 5	rw	RSIG/RDO Tristate Mode See Table 19.
			<ul> <li>Note: RRTRI is logically exored with RTDMT multi function port, if this function is selected. RTDMT exor RRTRI sets additionally RFM and SCLKR into tristate.</li> <li>00<sub>B</sub> , normal operation (RSIG and RDO are switched to low level during inactive channel/bit phases).</li> <li>01<sub>B</sub> , RSIG and RDO are switched into tristate mode during inactive channel/bit phases.</li> <li>10<sub>B</sub> , RSIG and RDO are tristate constantly (and also RFM and SCLKR).</li> <li>11<sub>B</sub> , RSIG and RDO are tristate constantly (and also RFM and SCLKR).</li> </ul>
FSCT	4	rw	FSC Tristate Mode
			Note: If SEC/FSC is selected as SEC input, this bit is ignored.
			0 <sub>B</sub> , normal operation of SEC/FSC pin.
			1 <sub>B</sub> , SEC/FSC is switched into tristate mode.



Field	Bits	Туре	Description		
RESX	3	rw	Rising Edge Synchronous Pulse Transmit         Depending on this bit all transmit system interface data are clocked         (outputs) or sampled (inputs) with the selected active edge. See         Chapter 5.6 and SIC4_T.         Only valid if CMR2.IXSC = '0':		
			Note: CMR2.IXSC = '1': value of RESX bit has no impact on the selected edge of the system interface clock but value of RESR bit is used as RESX. Example: If RESR = '0', the rising edge of system interface clock is the selected one for sampling data on XDI and vice versa. Active edge of the transmit marker is also controlled by SIC4.SYPX.		
			<ul> <li>0<sub>B</sub> , Clocked or sampled with the first falling edge of the selected system interface clock.</li> <li>1<sub>B</sub> , Clocked or sampled with the first rising edge of the selected system interface clock.</li> </ul>		
RESR	2	rw	Rising Edge Synchronous Pulse ReceiveDepending on this bit all receive system interface data are clocked(outputs) or sampled (inputs) with the selected active edge. SeeChapter 5.6 and SIC4_T.		
			Note: If bit CMR2.IRSP is set, the behavior of signal RFM (if used) is inverse ('1' = falling edge, '0' = rising edge). Active edge of the receive marker is also controlled by SIC4.SYPR.		
			<ul> <li>0<sub>B</sub> , Clocked or sampled with the first falling edge of the selected system interface clock.</li> <li>1<sub>B</sub> , Clocked or sampled with the first rising edge of the selected system interface clock.</li> </ul>		
TTRF	1	rw	system interface clock.         TTR Register Function (Fractional T1/J1 Access)         Setting this bit the function of the TTR(4:1) registers are changed. A one in each TTR register forces the XSIGM marker high for the corresponding time slot and controls sampling of the time slots provided on pin XSIG.         XSIG is selected by PC(3:1).XPC(3:0).		
DAF	0	rw	Disable Automatic Freeze		
			<ul> <li>0<sub>B</sub> , Signaling is automatically frozen if one of the following alarms occurred: Loss-Of-signal (FRS0.LOS), Loss-of-Frame- Alignment (FRS0.LFA), or receive slips (ISR3.RSP/N).</li> <li>1<sub>B</sub> , Automatic freezing of signaling data is disabled. Updating of the signaling buffer is also done if one of the above described alarm conditions is active. However, updating of the signaling buffer is stopped if SIC2.FFS is set. Significant only if the serial signaling access is enabled.</li> </ul>		



# **Clock Mode Register 4**

CMR4_T Clock Mode Register 4				Offset xx41 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
	7	6	5	4	3	2	1	0	
			IAR				RS		
		I	rw	1	1	1	rw	11	

Field	Bits	Туре	Description
IAR	7:3	rw	Integral parameter selection (Corner frequency and attenuation selection) for the DCO-R Only valid if CMR6.DCOCOMPN = '1'and CMR2.ECFAR = '1',See Chapter 3.6.5 and Table 15.
RS	2:0	rw	Receive Clock (RCLK) Frequency Selection See Chapter 3.6.
			Note: Only valid for COMP = ´0´. In QuadFALC® compatibility mode (COMP = ´1´) these bits are ignored (see CMR1.RS). RS_2 to RS_5 are dejittered clocks sourced by DCO-R.
			<ul> <li>000<sub>B</sub>, clock recovered from the line through the DPLL drives RCLK.</li> <li>001<sub>B</sub>, clock recovered from the line through the DPLL drives RCLK. Ored with the incoming LOS signal.</li> <li>010<sub>B</sub>, 1.544 MHz, dejitered, sourced by DCO-R.</li> <li>011<sub>B</sub>, 3.088 MHz, dejitered, sourced by DCO-R.</li> <li>100<sub>B</sub>, 6.176 MHz, dejitered, sourced by DCO-R.</li> <li>101<sub>B</sub>, 12.352 MHz, dejitered, sourced by DCO-R.</li> <li>110<sub>B</sub>, 1.544 MHz ored with LOS.</li> <li>111<sub>B</sub>, 12.352 MHz ored with LOS.</li> </ul>



#### **Clock Mode Register 5**

Note: The reset value depends on the channel, so that for the DCO-R the current channel is selected by the bits DRSS (for example for channel 3 the reset value is  $40_{H}^{\circ}$ ).

CMR5_T Clock Mode	Register 5		Offset xx42 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0	
	DRSS				IAX			
L	rw	1		1	rw	1	1	

Field	Bits	Туре	Description
DRSS	7:5	rw	DCO-R Channel Selection
			See Chapter 3.6.
			Note: Only valid for COMP = ´0´. In QuadFALC® compatibility mode (COMP = ´1´) these bits are ignored and CMR1.DRSS are used.
			000 <sub>B</sub> , receive reference clock generated by the DPLL of channel 1.
			001 <sub>B</sub> , receive reference clock generated by the DPLL of channel 2.
			$010_{B}$ , receive reference clock generated by the DPLL of channel 3.
			$011_{B}$ , receive reference clock generated by the DPLL of channel 4.
			$100_{\rm B}$ , receive reference clock generated by the DPLL of channel 5.
			$101_{B}$ , receive reference clock generated by the DPLL of channel 6.
			$110_{\rm B}$ , receive reference clock generated by the DPLL of channel 7.
			$111_{B}$ , receive reference clock generated by the DPLL of channel 8.
AX	4:0	rw	Integral parameter selection (Corner frequency and attenuation
			selection) for the DCO-X
			Only valid if CMR6.DCOCOMPN = '1'and CMR2.ECFAX = '1', see
			Chapter 3.7.4 and Table 15.



# **Clock Mode Register 6**

CMR6_T Clock Mode Register 6			Offset xx43 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0	
DCOCOMP N	SRESR	SRESX		STF	1	SCFX	ATCS	
rw	rw	rw		rw		rw	rw	

Field	Bits	Туре	Description			
DCOCOMPN	7	rw	<ul> <li>Compatibility programming of DCO-R/DCO-X disable</li> <li>Only applicable if CMR2.ECFAR/ECFAX is set. See Chapter 3.6.5,</li> <li>Table 15.</li> <li>O<sub>B</sub> , programming of corner frequencies of DCO-R/DCO-X is done with registers CMR3.CFAR (3:0) /CFAX(3:0), compatible to the QuadFALC56® v2.x. Register bits CMR5.IAX(4:0)/CMR4.IAR(4:0) are not valid.</li> <li>1<sub>B</sub> , programming of corner frequencies and attenuation factors of DCO-R/DCO-X is done with registers CMR3.CFAR (3:0)/CFAX(3:0) and CMR4.IAR(4:0)/CMR5.IAX(4:0) in the range 0.2 20 Hz.</li> </ul>			
SRESR	6	rw	<b>Soft Reset of DCO-R</b> By setting this bit a soft reset of the DCO-R will be performed: The initial phase error is set to zero and the loop filter is cleared. To enable the DCO-R lock functionality, this bit must be cleared subsequently. See <b>Chapter 3.6.5</b> . $0_B$ , DCO-R enabled (normal lock functionality). $1_B$ , soft reset of DCO-R, no lock functionality.			
SRESX	5	rw	Soft Reset of DCO-X By setting this bit a soft reset of the DCO-X will be performed: The initial phase error is set to zero and the loop filter is cleared. To enable the DCO-X lock functionality, this bit must be cleared subsequently. See Chapter 3.7.4. $0_B$ , DCO-X enabled (normal lock functionality). $1_B$ , soft reset of DCO-X, no lock functionality.			



Field	Bits	Туре	Description
STF	4:2	rw	Transmit Clock (TCLK) Frequency Selection See Chapter 3.7.
			Note: Only valid for COMP = 0. In QuadFALC® compatibility mode (COMP = 1) these bits are ignored and CMR1.STF is used. Note that frequencies are not in ascent ordering .
			$\begin{array}{l} 000_{B} \ , 1.544 \ \text{MHz.} \\ 001_{B} \ , 6.176 \ \text{MHz.} \\ 010_{B} \ , 3.088 \ \text{MHz.} \\ 011_{B} \ , 12.352 \ \text{MHz.} \\ 100_{B} \ , 24.704 \ \text{MHz.} \\ 101_{B} \ , reserved. \\ 111_{B} \ , reserved. \\ 111_{B} \ , reserved. \end{array}$
SCFX	1	rw	Select Corner Frequency of DCO-XSee Chapter 3.7.4 $0_B$ , corner frequency of DCO-X is 6Hz. $1_B$ , corner frequency of DCO-X is 0.6 Hz.
ATCS	0	rw	Automatic Transmit Clock Switching If TCLK is lost, SCLKX can be automatically selected to transmit data, see Chapter 3.7.3.
			Note: Status bits ISR7.XCLKSS(1:0) ( <b>ISR7_T</b> ) show if automatic clock switching was performed. Status bits CLKSTAT.TCLKLOS and CLKSTAT.SCLKXLOS ( <b>CLKSTAT_T</b> ) show the current status of the input clocks TCLK and SCLKX respectively.
			$0_{\rm B}$ , automatic clock switching is disabled. $1_{\rm B}$ , automatic clock switching is enabled.



# **Clock Mode Register 1**

CMR1_T Clock Mode F	Register 1		Offset xx44 <sub>H</sub>				Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0		
DR	DRSS		RS		STF	DXJA	DXSS		
rw		rw		rw	rw	rw	rw		

Field	Bits	Туре	Description
DRSS	7:6	rw	Select RCLK Source Channel         These bits select the source channel of RCLK, see also Chapter 3.6.         Note: Only valid for COMP = ´1´. For COMP = ´0´) these bits are ignored and CMR5.DRSS are used.
			$\begin{array}{l} 00_{B} & , \mbox{Receive reference clock generated by channel 1} \\ 01_{B} & , \mbox{Receive reference clock generated by channel 2.} \\ 10_{B} & , \mbox{Receive reference clock generated by channel 3.} \\ 11_{B} & , \mbox{Receive reference clock generated by channel 4.} \end{array}$
RS	5:4	rw	<ul> <li>Select RCLK Source These bits select the source of RCLK, see also Chapter 3.6. Note: Only valid for COMP = '1'. For COMP = '0') these bits are ignored and CMR4.RS are used. </li> <li>00<sub>B</sub> , Clock recovered from the line through the DPLL drives RCLK</li> <li>01<sub>B</sub> , Clock recovered from the line through the DPLL drives RCLK and in case of an active LOS alarm RCLK pin is set high (ored with LOS). 10<sub>B</sub> , Clock recovered from the line is de-jittered by DCO-R to drive a 1.544 MHz clock on RCLK.</li></ul>
			<ul> <li>11<sub>B</sub> , Clock recovered from the line is de-jittered by DCO-R to drive a 6.176MHz clock on RCLK.</li> </ul>
DCS	3	rw	$\begin{array}{l} \textbf{Disable Clock-Switching} \\ In Slave mode (LIM0.MAS = `0`) the DCO-R is synchronized on the recovered route clock. In case of loss-of-signal LOS the DCO-R switches automatically to the clock sourced by port SYNC, see also Table 16. \\ 0_{B}  , automatic switching from RCLK to SYNC is enabled \\ 1_{B}  , automatic switching from RCLK to SYNC is disabled \end{array}$



Field	Bits	Туре	Description
STF	2	rw	Select TCLK Frequency         Only applicable if the pin function TCLK on multi function port XP(A,B) is         selected by PC(3:1).XPC(3:0) = '0011 <sub>b</sub> '. Data on XL1/2 (XDOP/N / XOID)         are clocked with TCLK. See Chapter 3.7.2.         Note: Only valid for COMP = '1'. For COMP = '0') these bit is ignored and         CMR5.STF are used.
			0 <sub>B</sub> , 1.544 MHz 1 <sub>B</sub> , 6.176 MHz
DXJA	1	rw	<b>Disable Internal Transmit Jitter Attenuation</b> Setting this bit disables the transmit jitter attenuation. Reading the data out of the transmit elastic buffer and transmitting on XL1/2 (XDOP/N/XOID) is done with the clock provided on pin TCLK. In transmit elastic buffer bypass mode the transmit clock is taken from SCLKX, independent of this bit.
DXSS	0	rw	<ul> <li>DCO-X Synchronization Clock Source</li> <li>See Figure 29.</li> <li>0<sub>B</sub> , The DCO-X circuitry synchronizes to the internal reference clock which is sourced by SCLKX/R or RCLK. Since there are many reference clock opportunities the following internal prioritizing in descending order from left to right is realized: LIM1.RL &gt; CMR1.DXSS &gt; LIM2.ELT &gt; current working clock of transmit system interface. If one of these bits is set the corresponding reference clock is taken.</li> <li>1<sub>B</sub> , DCO-X synchronizes to an external reference clock provided on pin XPA or XPB pin function TCLK, if no remote loop is active. TCLK is selected by PC(2:1).XPC(3:0) = '0011B'.</li> </ul>



# **Clock Mode Register 2**

CMR2_T Clock Mode Register 2				Of xx	Reset Value 00 <sub>H</sub>			
Г	7	6	5	4	3	2	1	0
	ECFAX	ECFAR	DCOXC	DCF	IRSP	IRSC	IXSP	ixsc
L	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
ECFAX	7	rw	Enable Corner Frequency Adjustment for DCO-X See Chapter 3.7.4 and Table 15.
			Note: DCO-X must be activated.
			<ul> <li>0<sub>B</sub> , adjustment is disabled (only 2Hz and 0.2Hz are possible).</li> <li>1<sub>B</sub> , adjustment is enabled as programmed in CMR3.CFAX(3:0) and CMR4.IAX(4:0)</li> </ul>
ECFAR	6	rw	Enable Corner Frequency Adjustment for DCO-R See Chapter 3.6.5 and Table 15.
			Note: DCO-R must be activated.
			<ul> <li>0<sub>B</sub> , adjustment is disabled (only 2Hz and 0.2Hz are possible).</li> <li>1<sub>B</sub> , adjustment is enabled as programmed in CMR3.CFAR(3:0) and CMR5.IAR(4:0).</li> </ul>
DCOXC	5	rw	DCO-X Center-Frequency Enable
			<ul> <li>0<sub>B</sub> , The center function of the DCO-X circuitry is disabled.</li> <li>1<sub>B</sub> , The center function of the DCO-X circuitry is enabled. DCO-X centers to 1.544 MHz related to the master clock reference (MCLK), if reference clock (e.g. SCLKX) is missing.</li> </ul>
DCF	4	rw	DCO-R Center- Frequency Disabled
			<ul> <li>See Table 16.</li> <li>0<sub>B</sub> , The DCO-R circuitry is frequency centered in master mode if no 1.544 or 2.048 MHz reference clock on pin SYNC is provided or in slave mode if a loss-of-signal occurs in combination with no 1.544 or 2.048 MHz clock on pin SYNC or a gapped clock is provided on pin RCLKI and this clock is inactive or stopped.</li> <li>1<sub>B</sub> , The center function of the DCO-R circuitry is disabled. The generated clock (DCO-R) is frequency frozen in that moment when no clock is available on pin SYNC or pin RCLKI. The DCO-R circuitry starts synchronization as soon as a clock on pins SYNC or RCLKI appears.</li> </ul>



Field	Bits	Туре	Description	
IRSP	3	rw	Internal Receive System Frame Sync Pulse	
			<ul> <li>0<sub>B</sub> , The frame sync pulse for the receive system interface is sourced by SYPR (if SYPR is applied). If SYPR is not applied, the frame sync pulse is derived from RDO output signal internally free running). Note: The use of IRSP = '0' is recommended.</li> <li>1<sub>B</sub> , The frame sync pulse for the receive system interface is internally sourced by the DCO-R circuitry. This internally generated frame sync signal can be output (active low) on multifunction ports RP(A to C) (RPC(3:0) = '0001<sub>B</sub>'). Note: This is the only exception where the use of RFM and SYPR is allowed at the same time. Because only one set of offset registers (RC1/0) is available, programming is done by using the SYPR calculation formula in the same way as for the external SYPR pulse. Bit IRSC must be set for correct operation.</li> </ul>	
IRSC	2	rw	Internal Receive System Clock         See also Figure 71.         0 <sub>B</sub> , The working clock for the receive system interface is sourced by SCLKR of or in receive elastic buffer bypass mode from the corresponding extracted receive clock RCLK.         1 <sub>B</sub> , The working clock for the receive system interface is sourced internally by DCO-R or in bypass mode by the extracted receive clock. SCLKR is ignored.	
IXSP	1	rw	Internal Transmit System Frame Sync Pulse	
			<ul> <li>0<sub>B</sub> , The frame sync pulse for the transmit system interface is sourced by SYPX.</li> <li>1<sub>B</sub> , The frame sync pulse for the transmit system interface is internally sourced by the DCO-R circuitry. Additionally, the external XMFS signal defines the transmit multiframe begin. XMFS is enabled or disabled by the multifunction port configuration. For correct operation bits CMR2.IXSC/IRSC must be set. SYPX is ignored.</li> </ul>	
IXSC	0	rw	<th colsponse="" contract="" en<="" end="" of="" td="" the=""></th>	



# T1/J1 RegistersGlobal Configuration Register

# **Global Configuration Register**

GCR_T Global Configuration Register			ster	Offset 0046 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
_	7	6	5	4	3	2	1	0	
	VIS	SCI	SES	ECMC		Res	1	PD	
	rw	rw	rw	rw				rw	

Field	Bits	Туре	Description
VIS	7	rw	Masked Interrupts VisibleSee Chapter 3.4.4.0B0B, Masked interrupt status bits are not visible in registers ISR(7:0).1B, Masked interrupt status bits are visible in ISR(7:0), but they are not visible in registers GIS.
SCI	6	rw	<ul> <li>Status Change Interrupt</li> <li>0<sub>B</sub> , Interrupts are generated either on activation or deactivation of the internal interrupt source.</li> <li>1<sub>B</sub> , The following interrupts are activated both on activation and deactivation of the internal interrupt source: ISR2.LOS, ISR2.AIS and ISR0.PDEN</li> </ul>
SES	5	rw	Select External Second Timer $0_B$ , Internal second timer selected $1_B$ , External second timer selected
ECMC	4	rw	<ul> <li>Error Counter Mode COFA</li> <li>0<sub>B</sub> , Not defined; reserved for future applications.</li> <li>1<sub>B</sub> , A Change of Frame or Multiframe Alignment COFA is detected since the last resynchronization. The events are accumulated in the COFA event counter COEC.(1:0). Multiframe periods received in the asynchronous state are accumulated in the COFA event counter COEC.(7:2). An overflow of each counter is disabled.</li> </ul>
PD	0	rw	<ul> <li>Power Down         Switches between power-up and power-down mode. After switching from power down to power up a receiver reset should be made by setting of CMDR.RRES.         0<sub>B</sub> , Power up         1<sub>B</sub> , Power down: All outputs are driven inactive, except the multifunction ports, which are weakly driven high by the internal pullup devices.     </li> </ul>



#### T1/J1 RegistersErrored Second Mask

#### **Errored Second Mask**

This register functions as an additional mask register for the interrupt status bit Errored Second (ISR3.ES). A "1" in a bit position of ESM deactivates the related second interrupt.

ESM_T Errored Seco	ond Mask		Off xx		Reset Value FF <sub>H</sub>		
7	6	5	4	3	2	1	0
LFA	FER	CER	AIS	LOS	CVE	SLIP	Res
rw	rw	rw	rw	rw	rw	rw	

Field	Bits	Туре	Description
LFA	7	rw	Errored Second Mask Bits
FER	6		
CER	5		
AIS	4		
LOS	3		
CVE	2		
SLIP	1		



# **Clock Mode Register 3**

CMR3_T Clock Mode Register 3				set 48 <sub>H</sub>			Reset Value 00 <sub>H</sub>	
7	6	5	4	3	2	1	0	
	CF	AX		CFAR				
	n	W			rv	V	1	

Field	Bits	Туре	Description
CFAX	7:4	rw	Corner Frequency Adjustment for DCO-X See Chapter 3.7.4 and Table 15.
			Note: DCO-X must be activated and CMR2.ECFAX must be set (adjustment must be enabled).
CFAR	3:0	rw	Corner Frequency Adjustment for DCO-R See Chapter 3.7.4 and Table 15.
			Note: DCO-R must be activated and CMR2.ECFAR must be set (adjustment must be enabled).



#### T1/J1 RegistersDisable Error Counter

#### **Disable Error Counter**

#### See Chapter 5.5.3.

Note: Error counters and receive buffer delay can be read 1  $\mu$ s after setting the according bit in bit DEC.

DEC_T Disable Error Counter			Offset xx60 <sub>H</sub>				Reset Value 00 <sub>H</sub>		
-	7	6	5	4	3	2	1	0	
	DRBD	FECC	DCOEC	DBEC	DCEC	DEBC	DCVC	DFEC	
	w	rw	W	w	w	W	W	W	

Field	Bits	Туре	Description
DRBD	7	w	<b>Disable Receive Buffer Delay</b> This bit has to be set before reading the register RBD. It is automatically reset if RBD has been read.
FECC	6	rw	<ul> <li>Frame Error Count Control</li> <li>See Chapter 5.5.3.1</li> <li>O<sub>B</sub> , FEC count up will be done also if a severely error occurs as described in ANSI-T1-403 1995.</li> <li>1<sub>B</sub> , FEC count up is not done if a simultaneous severely error occurs as described in ANSI-T1-403 1999.</li> </ul>
DCOEC	5	w	Disable COFA Event Counter $0_B$ , COFA event counter enabled. $1_B$ , COFA event counter disabled.
DBEC	4	w	Disable PRBS Bit Error CounterOnly valid if LCR1.EPRM = '1' and FMR1.ECM are reset. $0_B$ , PRBS bit error counter enabled. $1_B$ , PRBS bit error counter disabled.
DCEC	3	w	Disable CRC Error Counter $0_B$ , CRC error counter enabled. $1_B$ , CRC error counter disabled.
DEBC	2	w	Disable Errored Block Counter         0 <sub>B</sub> , errored block counter enabled.         1 <sub>B</sub> , errored block counter disabled.
DCVC	1	w	Disable Code Violation Counter $0_B$ , Code violation counter enabled. $1_B$ , Code violation counter disabled.
DFEC	0	w	<b>Disable Framing Error Counter</b> These bits are only valid if FMR1.ECM is cleared. They have to be set before reading the error counters. They are reset automatically if the corresponding error counter high byte has been read. With the rising edge of these bits the error counters are latched and then cleared.



#### T1/J1 RegistersTransmit Signaling Register 1

#### **Transmit Signaling Register 1**

The transmit signaling register access is enabled by setting bit FMR5.EIBR = '1'. Each register contains the bit robbing information for 8 DS0 channels. With the transmit CAS empty interrupt ISR1.CASE the contents of these registers is copied into a shadow register. The contents is subsequently sent out in the corresponding bit positions of the next outgoing multiframe. XS1.7 is sent out first in channel 1 frame 1 and XS12.0 is sent out last. The transmit CAS empty interrupt ISR1.CASE requests that these registers should be serviced within the next 3 ms. If requests for new information are ignored, current contents is repeated. See also Chapter 5.3.3.

Note: If access to XS(12:1) registers is done without control of the interrupt ISR1.CASE and the write access to these registers is done exact in that moment when this interrupt is generated, data is lost.A software reset (CMDR.XRES) resets these registers.

XS1_T Transmit Signaling Register 1					<sup>r</sup> set 70 <sub>H</sub>			Reset Value 00 <sub>H</sub>
	7	6	5	4	3	2	1	0
	A1	B1	C1_A2	D1_B2	A2_A3	B2_B3	C2_A4	D2_B4
	W	W	W	W	W	W	W	W

Field	Bits	Туре	Description
A1	7	w	Transmit Signaling Bits
B1	6		
C1_A2	5		
D1_B2	4		
A2_A3	3		
B2_B3	2		
C2_A4	1		
D2_B4	0		

#### Similar Registers

Registers XS2 and XS12 have the same description.

The Offset Addresses are listed in XSn Overview, for layout and bit names refer to Transmit Signaling Registers (T1/J1)

#### Table 126XSn Overview

Register Short Name	Register Long Name	Offset Address	Page Number
XS2	Transmit Signaling Register 2	71 <sub>H</sub>	
XS3	Transmit Signaling Register 3	72 <sub>H</sub>	
XS4	Transmit Signaling Register 4	73 <sub>H</sub>	
XS5	Transmit Signaling Register 5	74 <sub>H</sub>	
XS6	Transmit Signaling Register 6	75 <sub>H</sub>	
XS7	Transmit Signaling Register 7	76 <sub>H</sub>	
XS8	Transmit Signaling Register 8	77 <sub>H</sub>	
XS9	Transmit Signaling Register 9	78 <sub>H</sub>	



# T1/J1 RegistersSimilar Registers

Register Short Name	Register Long Name	Offset Address	Page Number
XS10	Transmit Signaling Register 10	79 <sub>H</sub>	
XS11	Transmit Signaling Register 11	7A <sub>H</sub>	
XS12	Transmit Signaling Register 12	7B <sub>H</sub>	

#### Table 126 XSn Overview (cont'd)

	7							0
XS1	A1	B1	C1_A2	D1_B2	A2_A3	B2_B3	C2_A4	D2_B4
XS2	A3_A5	B3_B5	C3_A6	D3_B6	A4_A7	B4_B7	C4_A8	D4_B8
XS3	A5_A9	B5_B9	C5_A10	D5_B10	A6_A11	B6_B11	C6_A12	D6_B12
XS4	A7_A13	B7_B13	C7_A14	D7_B14	A8_A15	B8_B15	C8_A16	D8_B16
XS5	A9_A17	B9_B17	C9_A18	D9_B18	A10_A19	B10_B19	C10_A20	D10_B20
XS6	A11_A21	B11_B21	C11_A22	D11_B22	A12_A23	B12_B23	C12_A24	D12_B24
XS7	A13_A1	B13_B1	C13_A2	D13_B2	A14_A3	B14_B3	C14_A4	D14_B4
XS8	A15_A5	B15_B5	C15_A6	D15_B6	A16_A7	B16_B7	C16_A8	D16_B8
XS9	A17_A9	B17_B9	C17_A10	D17_B10	A18_A11	B18_B11	C18_A12	D18_B12
XS10	A19_A13	B19_B13	C19_A14	D19_B14	A20_A15	B20_B15	C20_A16	D20_B16
XS11	A21_A17	B21_B17	C21_A18	D21_B18	A22_A19	B22_B19	C22_A20	D22_B20
XS12	A23_A21	B23_B21	C23_A22	D23_B22	A24_A23	B24_B23	C24_A24	D24_B24


#### Table 127 Transmit Signaling Registers (T1/J1)



#### T1/J1 RegistersPort Configuration 1

#### **Port Configuration 1**

See **Chapter 3.8**. The unvailable multi function ports must be configured to an allowed value. It is suggested to configure them to an uncritical output signal, for example PC3 =  $x5_{H}$ , PC4 =  $35_{H}$ .



Field	Bits	Туре	Description		
RPC1	7:4	rw	Receive multifunction port configuration The multifunction ports RP(A to C) are bidirectional. After Reset the por RPA and RPB are configured as SYPR., the port RPC is configured a RCLK output. With the selection of the pin function the In/Output configuration is also achieved. The input function SYPR may only be selected once, it must not be selected twice or more. Register PC1 configures port RPA, while PC2 configures port RPB and PC3 port RP See RPC1 Constant Values		
XPC1	3:0	rw	Transmit multifunction Port ConfigurationThe multifunction ports XP(A to B) are bidirectional. After Reset theseports are configured as inputs. With the selection of the pin function theIn/Output configuration is also achieved. Each of the four different inputfunctions (SYPX, XMFS, XSIG, TCLK, XLT and XLT) may only beselected once. No input function must be selected twice or more. SYPXand XMFS should not be selected in parallel. Register PC1 configuresport XPA and PC2 the port XPB.See XPC1 Constant Values.		

Table 128	RPC1	Constant	Values
-----------	------	----------	--------

Name and Description	Value
<b>SYPR Synchronous Pulse Receive (Input, low active)</b> Together with register RC(1:0) SYPR defines the frame begin on the receive system interface. Because of the offset programming the SYPR and the RFM pin function cannot be selected in parallel.	0000 <sub>B</sub>
<b>RFM: Receive Frame Marker (Output)</b> CMR2.IRSP = 0: The receive frame marker is active high for one 2.048 MHz period during any bit position of the current frame. Programming of the bit position is done by using registers RC(1:0). The internal time slot assigner is disabled. The RFM offset calculation formula has to be used. CMR2.IRSP = 1: Internally generated frame synchronization pulse sourced by the DCO-R circuitry. The pulse is active low for one 2.048 MHz period.	0001 <sub>B</sub>



#### T1/J1 Registers

# Table 128 RPC1 Constant Values (cont'd)

Name and Description	Value
RMFB: Receive Multiframe Begin (Output)	0010 <sub>B</sub>
Marks the beginning of every received multiframe or optionally the begin of every CAS multiframe begin (active high).	
<b>RSIGM: Receive Signaling Marker (Output)</b> Marks the time slots which are defined by register RTR(4:1) of every frame on port RDO.	0011 <sub>B</sub>
<b>RSIG: Receive Signaling Data (Output)</b> The received CAS multiframe is transmitted on this pin. Time slot on RSIG correlates directly to the time slot assignment on RDO.	0100 <sub>B</sub>
DLR: Data Link Bit Receive (Output) Marks the Sa-bits within the data stream on RDO.	0101 <sub>B</sub>
<b>FREEZE: Freeze Signaling (Output)</b> The freeze signaling status is active high by detecting a loss-of-signal alarm, or a loss of CAS frame alignment or a receive slip (positive or negative). It stays high for at least one complete multiframe after the alarm disappears. Setting SIC2.FFS enforces a high on pin FREEZE.	0110 <sub>B</sub>
<b>RFSP: Receive Frame Synchronous Pulse (Output, Iow active)</b> Marks the frame begin in the receivers synchronous state. This marker is active low for 488 ns with a frequency of 8 kHz.	0111 <sub>B</sub>
<b>RLT: Receive line termination (input)</b> "Hardware" switching of receive line termination, see <b>Chapter 3.6.6</b> .	1000 <sub>B</sub>
<b>GPI: general purpose input</b> Value of this input is stored in register MFPI.	1001 <sub>B</sub>
GPOH: General purpose output, high level Pin is set fixed to high level	1010 <sub>B</sub>
GPOL: General purpose output, low level Pin is set fixed to low level	1011 <sub>B</sub>
LOS: Loss of signal (output) Loss of signal indication output	1100 <sub>B</sub>
<b>RTDMT: Receive TDM tristate (input)</b> receive TDM i/f tristate (RDO, RSIG, SCLKR, RFM), see <b>Chapter 3.6.7</b> .	1101 <sub>B</sub>
reserved	1110 <sub>B</sub>
RCLK: RCLK output	1111 <sub>B</sub>

#### Table 129 XPC1 Constant Values

Name and Description	Value
<b>SYPX: Synchronous Pulse Transmit (Input, Iow active)</b> Together with register XC(1:0) SYPX defines the frame begin on the transmit system interface ports XDI and XSIG.	0000 <sub>B</sub>
<b>XMFS: Transmit Multiframe Synchronization (Input)</b> Together with register XC(1:0) XMFS defines the frame and multiframe begin on the transmit system interface ports XDI and XSIG. Depending on PC5.CXMFS the signal on XMFS is active high or low.	0001 <sub>B</sub>
XSIG: Transmit Signaling Data (Input) Input for transmit signaling data received from the signaling highway. Optionally sampling of XSIG data is controlled by the active high XSIGM marker.	0010 <sub>B</sub>



#### T1/J1 Registers

#### Table 129 XPC1 Constant Values (cont'd)

Name and Description	Value
TCLK: Transmit Clock (Input)	0011 <sub>B</sub>
A 1.544/6.176 MHz clock has to be sourced by the system if the internal generated transmit	
clock (DCO-X) is not used. Optionally this input is used as a synchronization clock for the	
DCO-X circuitry with a frequency of 1.544 MHz.	
XMFB: Transmit Multiframe Begin (Output)	0100 <sub>B</sub>
Marks the beginning of every transmit multiframe.	
XSIGM: Transmit Signaling Marker (Output)	0101 <sub>B</sub>
Marks the time slots which are defined by register TTR(4:1) of every frame on port XDI.	
DLX: Data Link Bit Transmit (Output)	0110 <sub>B</sub>
Marks the Sa-bits within the data stream on XDI.	
XCLK: Transmit Line Clock (Output)	0111 <sub>B</sub>
Frequency: 1.544 MHz	
XLT: Transmit Line Tristate control input, high active	1000 <sub>B</sub>
With a high level on this port the transmit lines XL1/2 or XDOP/N are set directly into tristate.	
This pin function is logically ored with register XPM2.XLT, see Chapter 3.6.7.	
GPI: General Purpose Input, Iow level	1001 <sub>B</sub>
Value of this input is stored in register MFPI.	
GPOH: General Purpose Output, high level	1010 <sub>B</sub>
Pin is set fixed to high level	
GPOL: General Purpose Output, low level	1011 <sub>B</sub>
Pin is set fixed to low level	
reserved	1100 <sub>B</sub>
reserved	1101 <sub>B</sub>
XLT: Transmit Line Tristate control input, low active	1110 <sub>B</sub>
see XLT	
reserved	1111 <sub>B</sub>

Registers PC2 to PC3 have the same layout and description, but the 4 LSBs of PC3 are not used because only 2 MFPs in transmit direction exists.

The register PC4 and the bits (3:0) of the register PC3 can be written and read, but are not valid (dummy register bits for software compatibility to the QuadFALC).

Only one of the ports RPA, RPB or RPC must be configured as RTDMT.

Only one of the ports XPA or XPB must be configured as XLT or  $\overline{XLT}$ .

The registers PC1, PC2 and PC4 have the reset values  $100_{\text{H}}$ , PC3 has the reset value  $100_{\text{H}}$ .

The Offset Addresses are listed in PCn Overview, for bit names refer to Port Configuration Registers.

#### Table 130PCn Overview

Register Short Name	Register Long Name	Offset Address	Page Number
PC2	Port Configuration Register 2	81 <sub>H</sub>	
PC3	Port Configuration Register 3	82 <sub>H</sub>	
PC4	Port Configuration Register 4	83 <sub>H</sub>	



PC3

PC4

#### T1/J1 Registers

XPC30

XPC40

Table 131	Port Configuration Registers								
	7	6	5	4	3	2	1	0	
PC1	RPC13	RPC12	RPC11	RPC10	XPC13	XPC12	XPC11	XPC10	
PC2	RPC23	RPC22	RPC21	RPC20	XPC23	XPC22	XPC21	XPC20	

RPC30

RPC40

XPC33

XPC43

XPC32

XPC42

XPC31

XPC41

RPC31

RPC41

#### Table 131 Port Configuration Registers

RPC32

RPC42

RPC33



# T1/J1 RegistersPort Configuration 5

# Port Configuration 5

PC5_T Port Configu	ration 5			Dffset Reset Value xx84 <sub>H</sub> 00 <sub>F</sub>			
7	6	5	4	3	2	1	0
PHDSX	PHDSR	Re	S	CXMFS	0	CSRP	CRP
rw	rw			rw	rw	rw	rw

Field	Bits	Туре	Description
PHDSX	7	rw	Phase Decoder Switch for DCO-X
			See Chapter 3.7.4 and formulas in GCM6_T.
			$0_B$ , switch phase decoder by 1/3
			$1_{B}$ , switch phase decoder by 1/6
PHDSR	6	rw	Phase Decoder Switch for DCO-R
			See Chapter 3.7.4 and formulas in GCM6_T.
			$0_B$ , switch phase decoder by 1/3
			$1_{B}$ , switch phase decoder by 1/6
CXMFS	3	rw	Configure XMFS Port
			$0_{\rm B}$ , Port XMFS is active low.
			$1_{\rm B}$ , Port XMFS is active high.
0	2	rw	Reserved
			Must be cleared.
CSRP	1	rw	Configure SCLKR Port
			0 <sub>B</sub> , SCLKR: Input
			1 <sub>B</sub> , SCLKR: Output
CRP	0	rw	Configure RCLK Port
			0 <sub>B</sub> , RCLK: Input
			1 <sub>B</sub> , RCLK: Output



# T1/J1 RegistersGlobal Port Configuration 1

# **Global Port Configuration 1**

GPC1_T Global Port Configuration 1				Offset 0085 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
	7	6	5	4	3	2	1	0	
	SMM	CSFP		Res	FSS1		R1S		
	rw	rw			rw		rw		

Field	Bits	Туре	Description
SMM	7	rw	System Interface Multiplex Mode         Setting of these bit enables 4:1 or 8:1 multiplexing of E1 frames into one         or two data streams, dependent on GPC6.SSI16. See Chapter 5.6.1.         0 <sub>B</sub> , System multiplex mode disabled         1 <sub>B</sub> , System multiplex mode enabled
CSFP	6:5	rw	Configure SEC/FSC PortThe FSC pulse is generated if the DCO-R circuitry of the selected channelis active (CMR2.IRSC = '1' or CMR1.RS(1:0) = '10 <sub>b</sub> ' or '11 <sub>b</sub> '), seeChapter 5.5.5. $00_B$ , SEC: Input, active high $01_B$ , SEC: Output, active high $10_B$ , FSC: Output, active high
FSS1	3:2	rw	SEC/FSC SourceOne of four internally generated dejittered 8 kHz clocks FSC or second timers SEC (switching between FSC and SEC depends on GPC1.CSFP) are output on pin SEC/FSC. Switching between FSC and SEC is done by GPC1.CSFP, see Chapter 5.5.5.Note: Only valid for COMP = '1'. For COMP = '0' these bits are ignored and GPC2.FSS are used. $00_B$ , FSC or SEC respectively, sourced by channel 1 $01_B$ , FSC or SEC respectively, sourced by channel 2 $10_B$ , FSC or SEC respectively, sourced by channel 3 $11_B$ , FSC or SEC respectively, sourced by channel 4
R1S	1:0	rw	<ul> <li>RCLK1 Source One of the four internally generated receive route clocks is output on pin RCLK1. Ouputs RCLK(4:2) are valid independent of these bits, see Chapter 3.6. Note: Only valid for COMP = '1'. For COMP = '0' these bits are ignored and GPC2.R1S are used. 00<sub>B</sub> , RCLK1 sourced by channel 1 01<sub>B</sub> , RCLK1 sourced by channel 2 10<sub>B</sub> , RCLK1 sourced by channel 3 11<sub>B</sub> , RCLK1 sourced by channel 4</li></ul>



# T1/J1 RegistersPort Configuration 6

# Port Configuration 6

PC6_T Port Configu	Off xx8				Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0
Res	TSRE			R	es	l	
	rw					L	

Field	Bits	Туре	Description
TSRE	6	rw	Transmit serial resistor enable
			See Chapter 3.7.1.
			0 <sub>B</sub> , Internal serial resistors are disabled.
			$1_{\rm B}$ , Internal serial resistors are enabled.



# T1/J1 RegistersCommand Register 2

# **Command Register 2**

CMDR2_T Command R	egister 2		Offset xx87 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0	
	1	R R	es	1	'	RSUC	XPPR	
						W	W	

Field	Bits	Туре	Description
RSUC	1	W	<b>Reset Signaling Unit Counter - HDLC Channel 1</b> See Chapter 5.3.2.
			Note: The maximum time between writing to the CMDR2 register and the execution of the command takes 2.5 periods of the current system data rate. Therefore, if the external micro controller operates with a very high clock rate in comparison with the OctalFALCTM's clock, it is recommended that bit SIS.CEC should be checked before writing to the CMDR register to avoid any loss of commands.
			0 <sub>B</sub> , no reset of the SS7 signaling unit counter and error counter is done (no action is done)
			1 <sub>B</sub> , After setting this bit the SS7 signaling unit counter and error counter are reset. The bit is cleared automatically after execution
XPPR	0	w	Transmit Periodical Performance Report (PPR)
			See Chapter 5.3.7.
			0 <sub>B</sub> , no sending of PPR
			1 <sub>B</sub> , After setting this bit the last PPR is sent once. The bit is cleared automatically after completion. Applies to HDLC channel 1 only



# T1/J1 RegistersCommand Register 3

# Command Register 3

See Chapter 5.3.

CMDR3_T Command Register 3					fset 88 <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	RMC2	Res	XREP2	Res	XHF2	XTF2	XME2	SRES2
	w		W		W	W	W	W

Field	Bits	Туре	Description
RMC2	7	w	<b>Receive Message Complete - HDLC Channel 2</b> Confirmation from external micro controller to OctalFALCTM that the current frame or data block has been fetched following an RPF2 or RME2 interrupt, thus the occupied space in the RFIFO2 can be released.
XREP2	5	W	<b>Transmission Repeat - HDLC Channel 2</b> If XREP2 is set together with XTF2 (write '24 <sub>H</sub> ' to CMDR3), the OctalFALCTM repeatedly transmits the contents of the XFIFO2 (1 up to 64bytes) without HDLC framing fully transparently, i.e. without flag, CRC.The cyclic transmission is stopped with an SRES2 command or by resetting XREP2.
XHF2	3	w	<b>Transmit HDLC Frame - HDLC Channel 2</b> After having written up to 64 bytes to the XFIFO2, this command initiates the transmission of a HDLC frame.
XTF2	2	W	<b>Transmit Transparent Frame - HDLC Channel 2</b> Initiates the transmission of a transparent frame without HDLC framing.
XME2	1	w	<b>Transmit Message End - HDLC Channel 2</b> Indicates that the data block written last to the XFIFO2 completes the current frame. The OctalFALCTM can terminate the transmission operation properly by appending the CRC and the closing flag sequence to the data.
SRES2	0	W	Signaling Transmitter Reset - HDLC Channel 2 The transmitter of the signaling controller is reset. XFIFO2 is cleared of any data and an abort sequence (seven 1s) followed by interframe time fill is transmitted. In response to SRES2 an XPR2 interrupt is generated. This command can be used by the external micro controller to abort a frame currently in transmission.



# T1/J1 RegistersCommand Register 4

# Command Register 4

See Chapter 5.3.

CMDR4_T Command Register 4			Offset xx89 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0	
RMC3	Res	XREP3	Res	XHF3	XTF3	XME3	SRES3	
W		W		W	W	w	W	

Field	Bits	Туре	Description			
RMC3	7	w	<b>Receive Message Complete - HDLC Channel 3</b> Confirmation from external micro controller to OctalFALCTM that the current frame or data block has been fetched following an RPF3 or RME3 interrupt, thus the occupied space in the RFIFO3 can be released.			
XREP3	5	W	<b>Transmission Repeat - HDLC Channel 3</b> If XREP3 is set together with XTF3 (write '24 <sub>H</sub> ' to CMDR4), the OctalFALCTM repeatedly transmits the contents of the XFIFO3 (1 up to 64 bytes) without HDLC framing fully transparently, i.e. without flag, CRC.The cyclic transmission is stopped with an SRES3 command or by resetting XREP3.			
XHF3	3	w	<b>Transmit HDLC Frame - HDLC Channel 3</b> After having written up to 64 bytes to the XFIFO3, this command initiates the transmission of a HDLC frame.			
XTF3	2	W	<b>Transmit Transparent Frame - HDLC Channel 3</b> Initiates the transmission of a transparent frame without HDLC framing			
XME3	1	w	<b>Transmit Message End - HDLC Channel 3</b> Indicates that the data block written last to the XFIFO3 completes the current frame. The OctalFALCTM can terminate the transmission operation properly by appending the CRC and the closing flag sequence to the data.			
SRES3	0	W	<b>Signaling Transmitter Reset - HDLC Channel 3</b> The transmitter of the signaling controller is reset. XFIFO3 is cleared of any data and an abort sequence (seven '1's) followed by interframe time fill is transmitted. In response to SRES3 an XPR3 interrupt is generated.This command can be used by the external micro controller to abort a frame currently in transmission.			



# T1/J1 RegistersGlobal Port Configuration Register 2

# **Global Port Configuration Register 2**

GPC2_T Global Port C	Configuration	Register 2		fset BA <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
Res		FSS		Res		R1S	
<u></u>	L	rw	1			rw	<u> </u>

Field	Bits	Туре	Description
FSS	6:4	rw	SEC/FSC Source Selection See Chapter 4.5.5.
			Note: Only valid for COMP = ´0´. For COMP = ´1´ these bits are ignored and GPC1.FSS are used.
			$\begin{array}{l} 000_{B} \ , \mbox{SEC/FSC sourced by channel 1.} \\ 001_{B} \ , \mbox{SEC/FSC sourced by channel 2.} \\ 010_{B} \ , \mbox{SEC/FSC sourced by channel 3.} \\ 011_{B} \ , \mbox{SEC/FSC sourced by channel 4.} \\ 100_{B} \ , \mbox{SEC/FSC sourced by channel 5.} \\ 101_{B} \ , \mbox{SEC/FSC sourced by channel 6.} \\ 110_{B} \ , \mbox{SEC/FSC sourced by channel 7.} \\ 111_{B} \ , \mbox{SEC/FSC sourced by channel 8.} \end{array}$
R1S	2:0	2:0 rw	RCLK1 Source Selection         See Chapter 3.6.         Note: Only valid for COMP = ´0´. For COMP = ´1´ these bits are ignored and GPC1.R1S are used.
			$000_{B}$ , RCLK1 sourced by channel 1. $001_{B}$ , RCLK1 sourced by channel 2. $010_{B}$ , RCLK1 sourced by channel 3. $011_{B}$ , RCLK1 sourced by channel 4. $100_{B}$ , RCLK1 sourced by channel 5. $101_{B}$ , RCLK1 sourced by channel 6. $110_{B}$ , RCLK1 sourced by channel 7. $111_{B}$ , RCLK1 sourced by channel 8.



# **Common Configuration Register 3**

	CCR3_T Common Coi	nfiguration Re	egister 3		iset 8B <sub>H</sub>			Reset Value 00 <sub>H</sub>
-	7	6	5	4	3	2	1	0
	RFT22	RADD2	RCRC2	XCRC2	ITF2	XMFA2	RFT12	RFT02
	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
RFT22	7	rw	RFIFO2 Threshold Level - HDLC Channel 2
			Highest bit to set the RFIFO2 size. See RFT12, RFT02.
RADD2	6	rw	<b>Receive Address Pushed to RFIFO2</b> If this bit is set, the received HDLC channel 2 address information (1 or 2 bytes, depending on the address mode selected via MODE2.MDS02) is pushed to RFIFO2. This function is applicable in non-auto mode and transparent mode 1.
RCRC2	5	rw	<b>Receive CRC ON/OFF - HDLC Channel 2</b> Only applicable in non-auto mode.If this bit is set, the received CRC checksum is written to RFIFO2 (CRC-ITU-T: 2 bytes). The checksum, consisting of the 2 last bytes in the received frame, is followed in the RFIFO2 by the status information byte (contents of register RSIS2). The received CRC checksum will additionally be checked for correctness. If non-auto mode is selected, the limits for "valid frame" check are modified.
XCRC2	4	rw	<b>Transmit CRC ON/OFF - HDLC Channel 2</b> If this bit is set, the CRC checksum will not be generated internally. It has to be written as the last two bytes in the transmit FIFO (XFIFO2). The transmitted frame is closed automatically with a closing flag.
ITF2	3	rw	Interframe Time Fill - HDLC Channel 2Determines the idle (= no data to be sent) state of the transmit datacoming from the signaling controller. $0_B$ , Continuous logical "1" is output $1_B$ , Continuous flag sequences are output ("01111110" bit patterns)
XMFA2	2	rw	<ul> <li>Transmit Multiframe Aligned - HDLC Channel 2</li> <li>Determines the synchronization between the framer and the corresponding signaling controller.</li> <li>0<sub>B</sub> , The contents of the XFIFO2 is transmitted without multiframe alignment.</li> <li>1<sub>B</sub> , The contents of the XFIFO2 is transmitted multiframe aligned.</li> </ul>



Field	Bits	Туре	Description
RFT12	1	rw	RFIFO2 Threshold Level - HDLC Channel 2
RFT02	0		The size of the accessible part of RFIFO2 can be determined by programming these bits together with the bit RFT22. The number of valid bytes after an RPF interrupt is given in the following overview. The value of RFT(2:0)2 can be changed dynamically if reception is not running or after the current data block has been read, but before the command CMDR3.RMC2 is issued (interrupt controlled data transfer). See <b>Chapter 3.4.3</b> . $000_B$ , 32 bytes (default value) $001_B$ , 16 bytes $010_B$ , 4 bytes $011_B$ , 2 bytes $1xx_B$ , 64 bytes



# **Common Configuration Register 4**

	CCR4_T Common Coi	nfiguration Re	egister 4		iset ЗС <sub>Н</sub>			Reset Value 00 <sub>H</sub>
-	7	6	5	4	3	2	1	0
	RFT23	RADD3	RCRC3	XCRC3	ITF3	XMFA3	RFT13	RFT03
	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
RFT23	7	rw	<b>RFIF03 Threshold Level - HDLC Channel 3</b> Highest bit to set the RFIF03 size. See RFT13, RFT03.
RADD3	6	rw	<b>Receive Address Pushed to RFIFO3</b> If this bit is set, the received HDLC channel 3 address information (1 or 2 bytes, depending on the address mode selected via MODE3.MDS03) is pushed to RFIFO3. This function is applicable in non-auto mode and transparent mode 1.
RCRC3	5	rw	Receive CRC ON/OFF - HDLC Channel 3 Only applicable in non-auto mode.If this bit is set, the received CRC checksum is written to RFIFO3 (CRC-ITU-T: 2 bytes). The checksum, consisting of the 2 last bytes in the received frame, is followed in the RFIFO3 by the status information byte (contents of register RSIS3). The received CRC checksum will additionally be checked for correctness. If non-auto mode is selected, the limits for "Valid Frame" check are modified.
XCRC3	4	rw	Transmit CRC ON/OFF - HDLC Channel 3If this bit is set, the CRC checksum will not be generated internally. It hasto be written as the last two bytes in the transmit FIFO (XFIFO3). Thetransmitted frame is closed automatically with a closing flag.
ITF3	3	rw	Interframe Time Fill - HDLC Channel 3Determines the idle (= no data to be sent) state of the transmit datacoming from the signaling controller. $0_B$ , Continuous logical "1" is output $1_B$ , Continuous flag sequences are output ("01111110" bit patterns)
XMFA3	2	rw	<ul> <li>Transmit Multiframe Aligned - HDLC Channel 3         Determines the synchronization between the framer and the corresponding signaling controller.         0<sub>B</sub> , The contents of the XFIFO3 is transmitted without multiframe alignment.         1<sub>B</sub> , The contents of the XFIFO3 is transmitted multiframe aligned.     </li> </ul>



Field	Bits	Туре	Description
RFT13	1	rw	RFIFO3 Threshold Level - HDLC Channel 3
RFT03	0		The size of the accessible part of RFIFO3 can be determined by programming these bits together with the bit RFT23. The number of valid bytes after an RPF interrupt is given in the following overview. The value of RFT(2:0)3 can be changed dynamically if reception is not running or after the current data block has been read, but before the command CMDR3.RMC3 is issued (interrupt controlled data transfer). See <b>Chapter 3.4.3</b> . $000_B$ , 32 bytes (default value) $001_B$ , 16 bytes $010_B$ , 4 bytes $011_B$ , 2 bytes $1xx_B$ , 64 bytes



# **Common Configuration Register 5**

Note: SUET, CSF and AFX are only valid, if SS7 mode is selected.CR and EPR are only valid, if PPR mode is selected.

CCR5_T Common Cor	nfiguration Re	egister 5		fset 8D <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
FECCC	CSF2	SUET	CSF	AFX	Res	CR	EPR
rw	rw	rw	rw	rw		rw	rw

Field	Bits	Туре	Description
FECCC	7	rw	FEC Count Control
			See Chapter 5.5.3.1.
			0 <sub>B</sub> , FEC count up will be done also if a severely error occurs as described in ANSI-T1-403 1995.
			1 <sub>B</sub> , FEC count up is not done if a simultaneous severely error occurs as described in ANSI-T1-403 1999.
CSF2	6	rw	Compare Status Field-Mode 2
			0 <sub>B</sub> , Compare disabled 1 <sub>B</sub> , Compare enabled
SUET	5	rw	Signaling Unit Error Threshold - HDLC Channel 1
			Defines the number of signaling units received in error that will cause an
			error rate high indication (ISR1.SUEX).
			0 <sub>B</sub> , Threshold 64 errored signaling units
			$1_{B}$ , Threshold 32 errored signaling units
CSF	4	rw	Compare Status Field - HDLC Channel 1
			If the status fields of consecutive LSSUs are equal, only the first is stored
			and every following is ignored.
			0 <sub>B</sub> , Compare disabled.
			1 <sub>B</sub> , Compare enabled.
AFX	3	rw	Automatic FISU Transmission - HDLC Channel 1
			After the contents of the transmit FIFO (XFIFO) has been transmitted
			completely, FISUs are transmitted automatically. These FISUs contain
			the FSN and BSO of the last transmitted signaling unit (provided in XFIFO).
			0 <sub>B</sub> , Automatic FISU transmission disabled.
			$1_{\rm B}^{-}$ , Automatic FISU transmission enabled.
CR	1	rw	Command Response - HDLC Channel 1
			Reflects the status of the CR bit in the SAPI octet transmitted during
			Periodical Performance Report (PPR), if CCR5.EPR = '1'.
			0 <sub>B</sub> , CR bit = ´0´
			1 <sub>B</sub> , CR bit = ´1´



Field	Bits	Туре	Description
EPR	0	rw	Enable Periodical Performance Report (PPR) - HDLC Channel 1
			See Chapter 5.3.7.
			0 <sub>B</sub> , PPR disabled.
			$1_{\rm B}$ , PPR enabled.



# T1/J1 RegistersMode Register 2

# Mode Register 2

ODE2_T ode Regist	er 2			fset 8E <sub>H</sub>			Reset Value 00 <sub>H</sub>
 7	6	5	4	3	2	1	0
	MDS2	1	Res	HRAC2	DIV2	HDLCI2	TSFL2
	rw			rw	rw	rw	rw

Field	Bits	Туре	Description
MDS2	7:5	rw	Mode Select - HDLC Channel 2The operating mode of the HDLC controller is selected, see Chapter 5.3. $000_B$ , Reserved $001_B$ , Reserved $010_B$ , One-byte address comparison mode (RAL1, 2) $011_B$ , Two-byte address comparison mode (RAH1, 2 and RAL1, 2) $100_B$ , No address comparison $101_B$ , One-byte address comparison mode (RAH1, 2) $100_B$ , No address comparison $101_B$ , One-byte address comparison mode (RAH1, 2) $110_B$ , No HDLC framing mode 1
HRAC2	3	rw	Receiver Active - HDLC Channel 2Switches the HDLC receiver to operational or inoperational state. $0_B$ , Receiver inactive $1_B$ , Receiver active
DIV2	2	rw	Data Inversion - HDLC Channel 2Setting this bit will invert the internal generated HDLC data stream. $0_B$ , Normal operation, HDLC data stream not inverted $0_B$ , HDLC data stream inverted
HDLCI2	1	rw	Inverse HDLC Operation Selection for HDLC Channel 2Setting this bit will switch the HDLC controller to the system side, seeChapter 5.3.1. $0_B$ , HDLC protocol is sent and received on line side. $1_B$ , HDLC protocol is sent and received on system side.
TSFL2	0	rw	<ul> <li>Enable Shared Flags in Transmit Direction for HDLC Channel 2</li> <li>Note: In receive direction shared flag is detected automatically.</li> <li>0<sub>B</sub> , Both, an opening and a closing flag (7EH) are transmitted for each HDLC frame (normal operation).</li> <li>1<sub>B</sub> , The closing flag (7EH) of a previously transmitted frame simultaneously becomes the opening flag of the following frame if there is one to be transmitted.</li> </ul>



# T1/J1 RegistersMode Register 3

# Mode Register 3

	/IODE3_T /Iode Regist	er 3			fset 8F <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
		MDS3	1	Res	HRAC3	DIV3	HDLC13	TSFL3
		rw			rw	rw	rw	rw

Field	Bits	Туре	Description
MDS3	7:5	rw	$\begin{array}{c c} \textbf{Mode Select - HDLC Channel 3} \\ \hline \textbf{The operating mode of the HDLC controller is selected, see Chapter 5.3.} \\ \hline \textbf{000}_{B} , \textbf{Reserved} \\ \hline \textbf{001}_{B} , \textbf{Reserved} \\ \hline \textbf{010}_{B} , \textbf{One-byte address comparison mode (RAL1, 2)} \\ \hline \textbf{011}_{B} , \textbf{Two-byte address comparison mode (RAH1, 2 and RAL1, 2)} \\ \hline \textbf{100}_{B} , \textbf{No address comparison} \\ \hline \textbf{101}_{B} , \textbf{One-byte address comparison mode (RAH1, 2)} \\ \hline \textbf{101}_{B} , \textbf{One-byte address comparison} \\ \hline \textbf{101}_{B} , \textbf{One-byte address comparison mode (RAH1, 2)} \\ \hline \textbf{100}_{B} , \textbf{Reserved} \\ \hline \textbf{111}_{B} , \textbf{No HDLC framing mode 1} \\ \end{array}$
HRAC3	3	rw	Receiver Active - HDLC Channel 3Switches the HDLC receiver to operational or inoperational state. $0_B$ , Receiver inactive $1_B$ , Receiver active
DIV3	2	rw	Data Inversion - HDLC Channel 3Setting this bit will invert the internal generated HDLC data stream. $0_B$ , Normal operation, HDLC data stream not inverted $1_B$ , HDLC data stream inverted
HDLCI3	1	rw	Inverse HDLC Operation Selection for HDLC Channel 3Setting this bit will switch the HDLC controller to the system side. $0_B$ , HDLC protocol is sent and received on line side. $1_B$ , HDLC protocol is sent and received on system side.
TSFL3	0	rw	<ul> <li>Enable Shared Flags in Transmit Direction for HDLC Channel 3</li> <li>Note: In receive direction shared flag is detected automatically.</li> <li>0<sub>B</sub> , Both, an opening and a closing flag (7EH) are transmitted for each HDLC frame (normal operation).</li> <li>1<sub>B</sub> , The closing flag (7EH) of a previously transmitted frame simultaneously becomes the opening flag of the following frame if there is one to be transmitted.</li> </ul>



# Global Clock Mode Register 1

CM1_T obal Clock	Mode Regist	er 1		<sup>i</sup> set 92 <sub>H</sub>			Reset Value 00 <sub>H</sub>
 7	6	5	4	3	2	1	0
	1	1	PHC	D_E1	1 1		
			r	W	·		

Field	Bits	Туре	Description
PHD_E1	7:0	rw	Frequency Adjust for E1 (lower 8 bits, for highest 4 bits see GCM2)
			For details see calculation formulas in register <b>GCM6_T</b> and <b>Table 132</b> .



# **Global Clock Mode Register 2**

GCM2_T Global Clock Mode Register 2				Off 009	set 93 <sub>H</sub>			Reset Value 10 <sub>H</sub>
7	6	5		4	3	2	1	0
PHSDEM	PHSDIR	PHSD	os					
rw	rw	rw		rw rw rw rw rw				
Field	Bits	Туре	Des	scription				
PHSDEM	7	rw	RX  0 <sub>B</sub> 1 <sub>B</sub>	RX Phase Decoder Demand  0 <sub>B</sub> , default operation				
PHSDIR	6	rw	<b>RX</b>  0 <sub>B</sub> 1 <sub>B</sub>	RX Phase Decoder Direction				
PHSDS	5	rw	RX Phase Decoder Switch $0_B$ , default operation $1_B$ , see formulas in register GCM6_T.					
VFREQ_EN	4	rw	If "f mu the GC unu use not	<ul> <li>Variable Frequency Enable         If "fixed mode" mode is selected the clock frequency at the pin MCLK must be 2.048 for E1 or 1.544 MHz for T1/J1 respectively. The setting of the whole clock mode is done automatically and register bits of GCM1, GCM2.PHSDEM, PHDIR, PHSDS, PHD_E1 and GCM3 to GCM8 are unused. If "fixed mode" mode is selected and the SPI- or SCI-interface is used as controller interface, the pinstrapping values at D(15:5) are also not used.         Note: If "fixed mode " is enabled all of the eight ports must work in the same mode, either in T1 or in E1 mode. A switching between E1 and T1 modes causes a reset of the whole clock system. If "fixed mode" is disabled a switching between E1 and T1 mode (which can be done in this case individually for every port) does not cause a reset of the whole clock system.         0<sub>B</sub> , Fixed clock frequency of 2.048 (E1) or 1.544 MHz (T1/J1)</li></ul>				



Field	Bits	Туре	Description	
PHD_E111	3	rw	Frequency Adjust for E1 (highest 4 bits, for lower 8 bits see GCM1)	
PHD_E110	2	rw	The 12 bit frequency adjust value is in the decimal range of -2048 to	
PHD_E19	1	rw	+2047. Negative values are represented in 2s-complement format. For	
PHD_E18	0	) rw	<ul> <li>details see calculation formulas in register GCM6_T and Table 132.</li> <li>100000000000<sub>B</sub>, -2048</li> </ul>	
			<sub>В</sub> , 0000000000 <sub>В</sub> , 0	
			<sub>в</sub> , 0111111111 <sub>в</sub> , +2047	



# **Global Clock Mode Register 3**

GCM3_T Global Clock	Mode Regist	ter 3		fset 94 <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
			PHE	D_T1	1		
	/ _ / / _ / / _ / / _ / / _ / / _ / / _ /						

Field	Bits	Туре	Description
PHD_T1	7:0	rw	Frequency Adjust for T1 (lower 8 bits, for 4 highest bits see GCM4)
			For details see calculation formulas in register <b>GCM6_T</b> and <b>Table 132</b> .



# **Global Clock Mode Register 4**

GCM4_T Global Clock Mode Register 4				fset 95 <sub>H</sub>			Reset Value 00 <sub>H</sub>	
_	7	6	5	4	3	2	1	0
		DVM_T1	1	Res	PHD_T11 1	PHD_T11 0	PHD_T19	PHD_T18
		rw			rw	rw	rw	rw

Field	Bits	Туре	Description
DVM_T1	7:5	rw	Divider Mode for T1
			This bits can be write and read to be software compatible to QuadFALC®, but has no influence on the clock system.
PHD_T111	3	rw	Frequency Adjust for T1 (highest 4 bits, for lower 8 bits see GCM3)
PHD_T110	2		The 12 bit frequency adjust value is in the decimal range of -2048 to
PHD_T19	1		+2047. Negative values are represented in 2s-complement format. For
PHD_T18	0		details see calculation formulas in register <b>GCM6_T</b> and <b>Table 132</b> . 10000000000 $_{\rm B}$ , -2048
			<sub>В</sub> , 0000000000 <sub>В</sub> , 0
			<sub>В</sub> , 01111111111 <sub>В</sub> , +2047



#### **Global Clock Mode Register 5**

Note: Write operations to GCM5 and GCM6 initiate a PLL reset if the asynchronous interface is selected (IM(1:0) = Ox') and if the "flexible master clocking mode" is selected (GCM2.VFREQ\_EN = '1'), see Chapter 3.4.6.1.

GCM5_T Global Clock	Mode Regist	er 5	Offset 0096 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0	
MCLK_LO W	R	es		1	PLL_M	I		
rw					rw		<u> </u>	

Field	Bits	Туре	Description
MCLK_LOW	7	rw	Master Clock Range Low This bit can be write and read to be software compatible to QuadFALC®, but has no influence on the clock system.
PLL_M	4:0	rw	PLL Dividing Factor MFor details see calculation formulas in register GCM6_T and Table 132. $00001_B$ , 1



#### **Global Clock Mode Register 6**

Note: Write operations to GCM5 and GCM6 initiate a PLL reset if the asynchronous interface is selected (IM(1:0) = (0x) and if the "flexible master clocking mode" is selected (GCM2.VFREQ\_EN = (1), see **Chapter 3.4.6.1**.

GCM6_T Global Clock Mode Register 6				Offs 009				Reset Value 00 <sub>H</sub>
	7	6	5	4	3	2	1	0
Res					PLI	N		
				· · ·	۳	N		

Field	Bits	Туре	Description	
PLL_N	5:0	rw	PLL Dividing Factor N	
			For details see calculation formulas below. 000001 <sub>B</sub> , 1	
			<sub>В</sub> , , 111111 <sub>В</sub> , 63	

#### Flexible Clock Mode Settings

If "flexible master clock mode" is used (VFREQ\_EN = '1'), the according register settings can be calculated as follows (a windows-based program for automatic calculation is available, see **Chapter 13.3**. For some of the standard frequencies see the table below.

**1.** The master clock MCLK must be in the following frequency range:

 $1.02 \text{ MHz} \le f_{\text{MCLK}} \le 20 \text{ MHz}$ 

**2.** Generally the PLL of the master clocking unit includes an input divider with a dividing factor PLL\_M +1 and a feedback divider with a dividing factor  $4 \times (PLL_N +1)$ . So it generates a clock  $f_{PLL}$  of about

 $f_{PLL} = f_{MCLK} \times 4 \times (PLL_N + 1) / (PLL_M + 1)$ ,

**3.** The selection of PLL\_N and PLL\_M must be done in the following way:

The PLL frequency  $f_{PLL}$  must be in the following range:

 $200 \text{ MHz} \le f_{PLL} \le 300 \text{ MHz}$ 

The combinations of the values PLL\_M and PLL\_M must fulfill the equations:

2 MHz  $\leq$  f<sub>MCLK</sub> / (PLL\_M +1)  $\leq$  6 MHz if PLL\_N is in the range 25 to 63.

5 MHz  $\leq$  f<sub>MCLK</sub> / (PLL\_M +1)  $\leq$  15 MHz if PLL\_N is in the range 1 to 24.

**4.** The selection of PHSN\_T1 and PHSX\_T1 must be done in such a manner that the frequency for the receiver  $f_{RX T1}$  has nearly the value 16 x  $f_{DATA T1}$  x (1 + 100ppm) = 24.7064 MHz:

 $f_{RX T1} = f_{PLL} / \{PHSN_T1 + (PHSX_T1 / 6)\}.$ 

GCM2.PHSDEM, GCM2.PHSDIR, GCM2.PHSDS, PC5.PHDSX and PC5.PHDSR must be left to '0'.

**5.** To bring the "characteristic T1 frequency"  $f_{outT1}$  exact to 16 x  $f_{DATA_T1}$  = 24.70400 MHz a correction value PHD\_T1 is necessary:

 $PHD_T1 = round (12288 x \{ [PHSN_T1 + (PHSX_T1 / 6)] - [f_{PLL} / 16 x f_{DATA T1}] \} ).$ 



#### T1/J1 Registers

		J						
fMCLK [MHz]	GCM1	GCM2	GCM3	GCM4	GCM5	GCM6	GCM7	GCM8
1.5440	F0 <sub>H</sub>	19 <sub>H</sub>	00 <sub>H</sub>	08 <sub>H</sub>	00 <sub>H</sub>	2B <sub>H</sub>	98 <sub>H</sub>	DA <sub>H</sub>
2.0480	00 <sub>H</sub>	18 <sub>H</sub>	D2 <sub>H</sub>	0A <sub>H</sub>	00 <sub>H</sub>	21 <sub>H</sub>	A8 <sub>H</sub>	9B <sub>H</sub>
8.1920	00 <sub>H</sub>	18 <sub>H</sub>	D2 <sub>H</sub>	0A <sub>H</sub>	03 <sub>H</sub>	21 <sub>H</sub>	A8 <sub>H</sub>	9B <sub>H</sub>
12.3520	F0 <sub>H</sub>	19 <sub>H</sub>	00 <sub>H</sub>	08 <sub>H</sub>	07 <sub>H</sub>	2B <sub>H</sub>	98 <sub>H</sub>	DA <sub>H</sub>
16.3840	00 <sub>H</sub>	18 <sub>H</sub>	D2 <sub>H</sub>	0A <sub>H</sub>	07 <sub>H</sub>	21 <sub>H</sub>	A8 <sub>H</sub>	9B <sub>H</sub>

#### Table 132 Clock Mode Register Settings for E1 or T1/J1



# **Global Clock Mode Register 7**

—				fset 98 <sub>H</sub>			Reset Value 80 <sub>H</sub>
7	6	5	4	3	2	1	0
1		PHSX_E1	1		PHS	N_E1	
r		rw	1		r	N	

Field	Bits	Туре	Description
1	7	r	Fixed '1'
PHSX_E1	6:4	rw	Frequency Adjustment value E1
			For details see calculation formulas in register GCM6_T and Table 132. $000_{\rm B}$ , 0
			<sub>B</sub> , 101 <sub>B</sub> , 5
PHSN_E1	3:0	rw	Frequency Adjustment value for E1
			For details see calculation formulas in register <b>GCM6_T</b> and <b>Table 132</b> .
			0001 <sub>B</sub> , 1
			в,
			1111 <sub>B</sub> , 15



# **Global Clock Mode Register 7**

GCM8_T Global Clock Mode Register 7				iset 99 <sub>H</sub>			Reset Value 80 <sub>H</sub>
7	6	5	4	3	2	1	0
1		PHSX_T1	1		PHS	N_T1	
r		rw			r	N	

Field	Bits	Туре	Description
1	7	r	Fixed '1'
PHSX_T1	6:4	rw	Frequency Adjustment value T1 For details see calculation formulas in register GCM6_T and Table 132. $000_B$ , 0
			101 <sub>B</sub> , 5
PHSN_T1	3:0	rw	<b>Frequency Adjustment value for T1</b> For details see calculation formulas in register <b>GCM6_T</b> and <b>Table 132</b> . 0001 <sub>B</sub> , 1 B, 1111 <sub>B</sub> , 15



#### T1/J1 RegistersTransmit FIFO 2 Lower Byte

#### Transmit FIFO 2 Lower Byte

Writing data to XFIFO of HDLC channel 2 can be done in 8-bit (byte) or 16-bit (word) access. The LSB is transmitted first. Up to 64bytes/32 words of transmit data can be written to the XFIFO following a XPR interrupt, see Chapter 3.4.3.

XFIFO2L_T Transmit FIFO 2 Lower Byte			Offset xx9C <sub>H</sub>			Reset Va		
7	6	5	4	3	2	1	0	
XF7	XF6	XF5	XF4	XF3	XF2	XF1	XF0	
W	W	W	w	w	W	W	W	

Field	Bits	Туре	Description
XF7	7	w	Transmit FIFO HDLC Channel 2
XF6	6	w	
XF5	5	w	
XF4	4	w	
XF3	3	w	
XF2	2	W	
XF1	1	w	
XF0	0	w	



# T1/J1 RegistersTransmit FIFO 2 Higher Byte

# Transmit FIFO 2 Higher Byte

XFIFO2H_T Transmit FIF	O 2 Higher By	vte	Offset xx9D <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0	
XF15	XF14	XF13	XF12	XF11	XF10	XF9	XF8	
W	W	W	w	w	w	w	W	

Field	Bits	Туре	Description
XF15	7	w	Transmit FIFO for HDLC Channel 2
XF14	6	w	The function is equivalent to XFIFO2L.
XF13	5	W	
XF12	4	W	
XF11	3	w	
XF10	2	w	
XF9	1	W	
XF8	0	w	



# T1/J1 RegistersTransmit FIFO 3 Lower Byte

# Transmit FIFO 3 Lower Byte

	KFIFO3L_T Transmit FIF	O 3 Lower By	te		fset 9E <sub>H</sub>			Reset Value 00 <sub>H</sub>
Г	7	6	5	4	3	2	1	0
	XF7	XF6	XF5	XF4	XF3	XF2	XF1	XF0
-	W	W	W	w	w	W	w	W

Field	Bits	Туре	Description
XF7	7	w	Transmit FIFO for HDLC Channel 3
XF6	6	w	The function is equivalent to XFIFO2L.
XF5	5	W	
XF4	4	W	
XF3	3	w	
XF2	2	W	
XF1	1	W	
XF0	0	w	



# T1/J1 RegistersTransmit FIFO 3 Higher Byte

# Transmit FIFO 3 Higher Byte

XFIFO3H_T Transmit FIF	O 3 Higher By	/te	Offset xx9F <sub>н</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0	
XF15	XF14	XF13	XF12	XF11	XF10	XF9	XF8	
W	w	w	w	w	W	w	W	

Field	Bits	Туре	Description
XF15	7	w	Transmit FIFO for HDLC Channel 3
XF14	6	W	The function is equivalent to XFIFO2H.
XF13	5	W	
XF12	4	W	
XF11	3	W	
XF10	2	w	
XF9	1	W	
XF8	0	w	



#### T1/J1 RegistersTime Slot Even/Odd Select

#### Time Slot Even/Odd Select

HDLC protocol data can be sent in even, odd or both frames of a multiframe. Even frames are frame number 2, 4, and so on, odd frames are frame number 1, 3, and so on. The selection refers to receive and transmit direction as well. Each multiframe starts with an odd frame and ends with an even frame. By default all frames are used for HDLC reception and transmission.

Note: The different HDLC channels have to be configured to use different time slots, bit positions or frames.

TSEO_T Time Slot Even/Odd Select			t	Offset xxA0 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
	7	6	5	4	3	2	1	0	
	Re	es	EC	03	E	02	E	01	
			n	N	r	w	r	W	

Field	Bits	Туре	Description
EO3	5:4	rw	$\begin{array}{c} \textbf{Even/Odd frame selection - HDLC Channel 3} \\ \textbf{Channel 3 HDLC protocol data can be sent in even, odd or both frames of a multiframe. \\ \textbf{00}_B \ , \textbf{Even and odd frames} \\ \textbf{01}_B \ , \textbf{Odd frames only} \\ \textbf{10}_B \ , \textbf{Even frames only} \\ \textbf{11}_B \ , \textbf{Undefined} \end{array}$
EO2	3:2	rw	$\begin{array}{c} \textbf{Even/Odd frame selection - HDLC Channel 2} \\ \textbf{Channel 2 HDLC protocol data can be sent in even, odd or both frames of a multiframe. \\ \textbf{00}_B \ , \textbf{Even and odd frames} \\ \textbf{01}_B \ , \textbf{Odd frames only} \\ \textbf{10}_B \ , \textbf{Even frames only} \\ \textbf{11}_B \ , \textbf{Undefined} \end{array}$
EO1	1:0	rw	$\begin{array}{c} \textbf{Even/Odd frame selection - HDLC Channel 1} \\ \textbf{Channel 1 HDLC protocol data can be sent in even, odd or both frames of a multiframe.} \\ \textbf{00}_{B} , \textbf{Even and odd frames} \\ \textbf{01}_{B} , \textbf{Odd frames only} \\ \textbf{10}_{B} , \textbf{Even frames only} \\ \textbf{11}_{B} , \textbf{Undefined} \end{array}$



# T1/J1 RegistersTime Slot Bit Select 1

#### **Time Slot Bit Select 1**

TSBS1_T Time Slot Bit	t Select 1		Off xx/	set A1 <sub>H</sub>			Reset Value FF <sub>H</sub>
7	6	5	4	3	2	1	0
	1	L	TS	B1	1 1		1
			n	N			

Field	Bits	Туре	Description
TSB1	7:0	rw	<b>Time Slot Bit Selection - HDLC Channel 1</b> Only bits selected by this register are used for HDLC channel 1 in selected time slots. Time slot selection is done by setting the appropriate bits in registers TTR(4:1) and RTR(4:1) independently for receive and transmit direction. Bit selection is common to receive and transmit direction. By default all bit positions within the selected time slot(s) are enabled. TSB1x = '0' to bit position x in selected time slot(s) is not used for HDLC channel 1 reception and transmission.
			TSB1x = $(1)$ to bit position x in selected time slot(s) is used for HDLC channel 1 reception and transmission.



# T1/J1 RegistersTime Slot Bit Select 2

#### **Time Slot Bit Select 2**

TSBS2_T Time Slot Bit	Select 2			iset A2 <sub>H</sub>			Reset Value FF <sub>H</sub>
7	6	5	4	3	2	1	0
	L	11	т	B2	11		1
			r	w			

Field	Bits	Туре	Description
TSB2	7:0	rw	Time Slot Bit Selection - HDLC Channel 2 Only bits selected by this register are used for HDLC channel 2 in selected time slots. Time slot selection is done by setting the appropriate bits in register TSS2. Bit selection is common to receive and transmit direction. By default all bit positions within the selected time slot are enabled. TSB2x=0 to bit position x in selected time slot(s) is not used for HDLC channel 2 reception and transmission. TSB2x=1 to bit position x in selected time slot(s) is used for HDLC channel 2 reception and transmission.



# T1/J1 RegistersTime Slot Bit Select 3

#### **Time Slot Bit Select 3**

TSBS3_T Time Slot Bit	Select 3			iset A3 <sub>H</sub>			Reset Value FF <sub>H</sub>
7	6	5	4	3	2	1	0
	L	11	TS	B3	11		1
			r	w			

Field	Bits	Туре	Description
TSB3	7:0	rw	<b>Time Slot Bit Selection - HDLC Channel 3</b> Only bits selected by this register are used for HDLC channel 3 in selected time slots. Time slot selection is done by setting the appropriate bits in register TSS3. Bit selection is common to receive and transmit direction. By default all bit positions within the selected time slot are enabled. TSB3x=0 to bit position x in selected time slot(s) is not used for HDLC channel 3 reception and transmission. TSB3x=1 to bit position x in selected time slot(s) is used for HDLC channel 3 reception and transmission.



# T1/J1 RegistersTime Slot Select 2

#### **Time Slot Select 2**

TSS2_T Time Slot Se	TSS2_T Time Slot Select 2			Offset xxA4 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0		
	Res				TSS2				
		1			rw				

Field	Bits	Туре	Description			
TSS2	4:0	rw	Time Slot Selection Code - HDLC Channel 2Defines the time slot used by HDLC channel 2.Note: Different HDLC channels must use different time slots.			
			$00000_{\rm B}$ $$ , No time slot selected $00001_{\rm B}$ $$ , Time slot 1			
			<sub>в</sub> , 11111 <sub>в</sub> , Time slot 31			



# T1/J1 RegistersTime Slot Select 3

#### **Time Slot Select 3**

TSS3_T Time Slot Se	lect 3		Off xx/	iset A5 <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
	Res			1	TSB3		
<u></u>	1	1		L	rw	1	<u> </u>

Field	Bits	Туре	Description			
TSB3	4:0	rw	Time Slot Selection Code - HDLC Channel 3Defines the time slot used by HDLC channel 3.Note: Different HDLC channels must use different time slots.			
			$00000_{B}^{}$ , No time slot selected $00001_{B}^{}$ , Time slot 1			
			<sub>в</sub> , 11111 <sub>в</sub> , Time slot 31			



# T1/J1 RegistersGlobal Interrupt Mask Register

# Global Interrupt Mask Register

GIMR_T Global Interr	GIMR_T Global Interrupt Mask Register		Offset 00A7 <sub>H</sub>				Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
	1	Res	1	1	PLIL	Res	PLLL
					rw		rw

Field	Bits	Туре	Description		
PLLL	0	rw	PLL Locked Interrupt Mask		
			$0_{B}$ , GIS2.PLLLC is enabled. $1_{B}$ , GIS2.PLLLC is disabled.		



# T1/J1 RegistersTest Pattern Control Register 0

# **Test Pattern Control Register 0**

See Chapter 5.7.1.

TPC0_T Test Pattern Control Register 0				fset A8 <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
Res	FRA	PF	RP	PI	RM	F	Res
	rw	n	N	r	W		· · · · · · · · · · · · · · · · · · ·

Field	Bits	Туре	Description
FRA	6	rw	Framed/Unframed Selection
			<ul> <li>0<sub>B</sub> , PRBS is generated/monitored unframed. Framing information is overwritten by the generator.</li> <li>1<sub>B</sub> , PRBS is generated/monitored framed. Time slot 0 is not overwritten by the generator and not observed by the monitor.</li> </ul>
PRP	5:4	rw	PRBS Pattern SelectionSee Chapter 5.7.1. $00_B$ , PRBS11 pattern. $01_B$ , PRBS15 pattern. $10_B$ , PRBS20 pattern. $11_B$ , PRBS23 pattern.
PRM	3:2	rw	PRBS Mode SelectionSee Chapter 5.7.1. $00_B$ , PRBS controlled by LCR1 and TPC0.FRA. $01_B$ , n x 64 kbit/s PRBS. $10_B$ , reserved. $11_B$ , n x 56 kbit/s PRBS.



#### T1/J1 RegistersTX Pulse Template Register 1

#### **TX Pulse Template Register 1**

See **Chapter 3.7.5** and **Chapter 3.7.5.2**. This register contains the transmit amplitude of the 1st 1/16 of the transmit pulse. The contents of this register is ignored unless bit XPM2.XPDIS is set. By default, the values programmed in XPM0 to XPM2 are used to control the transmit pulse template.

TXP1_T TX Pulse Template Register 1				fset C1 <sub>H</sub>			Reset Value 38 <sub>H</sub>
7	6	5	4	3	2	1	0
Res				TXP1			
L		1	1	rw	1		1

Field	Bits	Туре	Description
TXP1	6:0	rw	Transmit Pulse Amplitude
			Two's Complement number of pulse amplitude, see Table 25

#### **Similar Registers**

Registers TXP1to TXP16 have the same description and layout. Every register TXPn defines the amplitude of the part n of 16 of the transmit pulse. An overview is given is the next table.

Note that the reset values of the registers TXP1 to TXP8 are '38<sub>H</sub>', that of the registers TXP9 to TXP16 are '00<sub>H</sub>'.

Register Short Name	Register Long Name	Offset Address	Page Number
TXP1	TX Pulse Template Register 1	C1 <sub>H</sub>	
TXP2	TX Pulse Template Register 2	C2 <sub>H</sub>	
TXP3	TX Pulse Template Register 3	C3 <sub>H</sub>	
TXP4	TX Pulse Template Register 4	C4 <sub>H</sub>	
TXP5	TX Pulse Template Register 5	C5 <sub>H</sub>	
TXP6	TX Pulse Template Register 6	C6 <sub>H</sub>	
TXP7	TX Pulse Template Register 7	C7 <sub>H</sub>	
TXP8	TX Pulse Template Register 8	C8 <sub>H</sub>	
TXP9	TX Pulse Template Register 9	C9 <sub>H</sub>	
TXP10	TX Pulse Template Register 10	CA <sub>H</sub>	
TXP11	TX Pulse Template Register 11	CB <sub>H</sub>	
TXP12	TX Pulse Template Register 12	CC <sub>H</sub>	
TXP13	TX Pulse Template Register 13	CD <sub>H</sub>	
TXP14	TX Pulse Template Register 14	CE <sub>H</sub>	
TXP15	TX Pulse Template Register 15	CF <sub>H</sub>	
TXP16	TX Pulse Template Register 16	D0 <sub>H</sub>	

#### Table 133TXP Overview



#### **Global Port Configuration Register 3**

This register is only valid if COMP = '0'. For COMP = '1' selection of source is not possible, always sourced by same channel. See **Chapter 3.6**.

	SPC3_T Slobal Port C	configuration	Register 3		fset D3 <sub>H</sub>			Reset Value 21 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	Res		R3S		Res		R2S	
			rw				rw	

Field	Bits	Туре	Description
R3S	6:4	rw	RCLK3 Source Selection
			000 <sub>B</sub> ,RCLK3 sourced by channel 1.
			001 <sub>B</sub> , RCLK3 sourced by channel 2.
			010 <sub>B</sub> , RCLK3 sourced by channel 3.
			011 <sub>B</sub> , RCLK3 sourced by channel 4.
			100 <sub>B</sub> , RCLK3 sourced by channel 5.
			101 <sub>B</sub> , RCLK3 sourced by channel 6.
			110 <sub>B</sub> , RCLK3 sourced by channel 7.
			111 <sub>B</sub> , RCLK3 sourced by channel 8.
R2S	2:0	rw	RCLK2 Source Selection
			000 <sub>B</sub> , RCLK2 sourced by channel 1.
			001 <sub>B</sub> , RCLK2 sourced by channel 2.
			010 <sub>B</sub> , RCLK2 sourced by channel 3.
			011 <sub>B</sub> , RCLK2 sourced by channel 4.
			100 <sub>B</sub> , RCLK2 sourced by channel 5.
			101 <sub>B</sub> , RCLK2 sourced by channel 6.
			110 <sub>B</sub> , RCLK2 sourced by channel 7.
			111 <sub>B</sub> , RCLK2 sourced by channel 8.



#### **Global Port Configuration Register 4**

This register is only valid if COMP = '0'. For COMP = '1' selection of source is not possible, always sourced by same channel. See **Chapter 3.6**.

	BPC4_T Blobal Port C	configuration	Register 4		fset D4 <sub>H</sub>			Reset Value 43 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	Res		R5S		Res		R4S	
			rw				rw	

Field	Bits	Туре	Description
R5S	6:4	rw	RCLK5 Source Selection
			000 <sub>B</sub> ,RCLK5 sourced by channel 1.
			001 <sub>B</sub> , RCLK5 sourced by channel 2.
			010 <sub>B</sub> , RCLK5 sourced by channel 3.
			011 <sub>B</sub> , RCLK5 sourced by channel 4.
			100 <sub>B</sub> , RCLK5 sourced by channel 5.
			101 <sub>B</sub> , RCLK5 sourced by channel 6.
			110 <sub>B</sub> , RCLK5 sourced by channel 7.
			111 <sub>B</sub> , RCLK5 sourced by channel 8.
R4S	2:0	rw	RCLK4 Source Selection
			000 <sub>B</sub> , RCLK4 sourced by channel 1.
			001 <sub>B</sub> , RCLK4 sourced by channel 2.
			010 <sub>B</sub> , RCLK4 sourced by channel 3.
			011 <sub>B</sub> , RCLK4 sourced by channel 4.
			100 <sub>B</sub> , RCLK4 sourced by channel 5.
			101 <sub>B</sub> , RCLK4 sourced by channel 6.
			110 <sub>B</sub> , RCLK4 sourced by channel 7.
			111 <sub>B</sub> , RCLK4 sourced by channel 8.



#### **Global Port Configuration Register 5**

This register is only valid if COMP = '0'. For COMP = '1' selection of source is not possible, always sourced by same channel. See **Chapter 3.6**.

	GPC5_T Global Port C	configuration	Register 5		fset D5 <sub>H</sub>			Reset Value 65 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	Res		R7S		Res		R6S	
			rw	I	I		rw	

Field	Bits	Туре	Description
R7S	6:4	rw	RCLK7 Source Selection
			000 <sub>B</sub> , RCLK7 sourced by channel 1.
			001 <sub>B</sub> , RCLK7 sourced by channel 2.
			010 <sub>B</sub> , RCLK7 sourced by channel 3.
			011 <sub>B</sub> , RCLK7 sourced by channel 4.
			100 <sub>B</sub> , RCLK7 sourced by channel 5.
			101 <sub>B</sub> , RCLK7 sourced by channel 6.
			110 <sub>B</sub> , RCLK7 sourced by channel 7.
			111 <sub>B</sub> , RCLK7 sourced by channel 8.
R6S	2:0	rw	RCLK6 Source Selection
			000 <sub>B</sub> , RCLK6 sourced by channel 1.
			001 <sub>B</sub> , RCLK6 sourced by channel 2.
			010 <sub>B</sub> , RCLK6 sourced by channel 3.
			011 <sub>B</sub> , RCLK6 sourced by channel 4.
			100 <sub>B</sub> , RCLK6 sourced by channel 5.
			101 <sub>B</sub> , RCLK6 sourced by channel 6.
			110 <sub>B</sub> , RCLK6 sourced by channel 7.
			111 <sub>B</sub> , RCLK6 sourced by channel 8.



#### **Global Port Configuration Register 6**

This register is only valid if COMP = '0'. For COMP = '1' selection of RCLK source is not possible, always sourced by same channel. See **Chapter 3.6**.

PC6_T lobal Port C	configuration	Register 6		fset D6 <sub>H</sub>			Reset Value 07 <sub>H</sub>
 7	6	5	4	3	2	1	0
Res		SSI16		Res		R8S	
		rw		1		rw	

Field	Bits	Туре	Description
SSI16	6:4	rw	System Interface Multiplex Mode 16 Mbit/s See Chapter 5.6.1, Table 58.
			Note: System data rate must be set to 16Mbit/s by SIC1.SSD(1:0) = '11B'.
			$000_{\rm B}$ , QuadFALC® compatible multiplexed modes selected. $001_{\rm B}$ , 16 Mbit/s, 8-to-1 multiplex system mode selected.
R8S	2:0	rw	RCLK8 Source SelectionSee Chapter 3.6. $000_B$ , RCLK8 sourced by channel 1. $001_B$ , RCLK8 sourced by channel 2. $010_B$ , RCLK8 sourced by channel 3. $011_B$ , RCLK8 sourced by channel 4. $100_B$ , RCLK8 sourced by channel 5. $101_B$ , RCLK8 sourced by channel 6. $110_B$ , RCLK8 sourced by channel 7. $111_B$ , RCLK8 sourced by channel 7.



# T1/J1 RegistersIn-Band Loop Detection Time Register

# In-Band Loop Detection Time Register

See Chapter 5.5.7.

INBLDTR_T In-Band Loop Detection Time Register					iset D7 <sub>н</sub>			Reset Value 00 <sub>H</sub>
	7	6	5	4	3	2	1	0
	Res		INBLDR		Res		INBLDT	
				٣	W			

Field	Bits	Туре	Description
INBLDR	5:4	rw	In-Band Loop Detection Time for Line Side
			<ul> <li>00<sub>B</sub> , at least 16 consecutive "In-band loop sequences" must be valid to perform automatic loop switching.</li> <li>01<sub>B</sub> , at least 32 consecutive "In-band loop sequences" must be valid to perform automatic loop switching.</li> <li>10<sub>B</sub> , "In-band loop sequences" must be valid for at least 4 seconds to perform automatic loop switching.</li> <li>11<sub>B</sub> , "In-band loop sequences" must be valid for at least 5 seconds to perform automatic loop switching.</li> </ul>
INBLDT	1:0	rw	In-Band Loop Detection Time for System Side
			<ul> <li>00<sub>B</sub> , at least 16 consecutive "In-band loop sequences" must be valid to perform automatic loop switching.</li> <li>01<sub>B</sub> , at least 32 consecutive "In-band loop sequences" must be valid to perform automatic loop switching.</li> <li>10<sub>B</sub> , "In-band loop sequences" must be valid for at least 4 seconds to perform automatic loop switching.</li> <li>11<sub>B</sub> , "In-band loop sequences" must be valid for at least 5 seconds to perform automatic loop switching.</li> </ul>



#### T1/J1 RegistersAutomatic Loop Switching Register

#### Automatic Loop Switching Register

Enabling of automatic loop switching by In-band loop codes, see **Chapter 5.5.7**, and enabling of automatic loop switching by Out-band loop codes, see **Chapter 5.5.8**, is performed by this register.

ALS_T Automatic L	oop Switching	l Register		fset D9 <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
Res				SOLS	LOLS	SILS	LILS
				rw	rw	rw	rw

Field	Bits	Туре	Description
SOLS	3	rw	System Out-Band Loop Switching (Payload Loop)This bit controls if automatic switching of payload loop will be done byOut-Band loop codes from the line or the system side, see Chapter 5.5.8.
			Note: Detection of BOM messages from the system side is only possible in "inverse configuration" of the HDLC/BOM controllers (MODE.HDLCI = ´1´). Generation of an interrupt when loop up or down code is detected can be selected by demasking (register IMR6).
			<ul> <li>0<sub>B</sub> , automatic out-band loop switching of payload is disabled (default).</li> <li>1<sub>B</sub> , automatic switching of remote or payload loop by Out-Band loop codes (BOM messages) coming from the line side or system side is enabled if local loop is not active (LIM0.LL = '0'). Enabling is not recommended for "inverse configuration" of the HDLC/BOM controller.</li> </ul>
LOLS	2	rw	Line Out-Band Loop Switching (Remote Loop) This bit controls if automatic switching of remote loop will be done by Out- Band loop codes from the line or the system side, see Chapter 5.5.8.
			Note: Detection of BOM messages from the system side is only possible in "inverse configuration" of the HDLC/BOM controllers (MODE.HDLCI = ´1´). Generation of an interrupt when loop up or down code is detected can be selected by demasking (register IMR6).
			<ul> <li>0<sub>B</sub> , automatic out-band loop switching of remote loop is disabled (default).</li> <li>1<sub>B</sub> , automatic switching of remote loop by Out-Band loop codes (BOM messages) coming from the line side or the system side is enabled if local loop is not active (LIM0.LL = '0').</li> </ul>



# T1/J1 RegistersAutomatic Loop Switching Register

Field	Bits	Туре	Description				
SILS	1	rw	System In-Band Loop Switching (Local Loop)This bit controls if automatic switching of the local loop will be done by In- Band loop codes from the system side, see Chapter 5.5.7. The necessary receiption time of In-band loop codes until an automatic loop switching is performed is configured by INBLDTR.INBLDT(1:0).Note: This feature is not described in E1/T1/J1 standards. Generation of an interrupt when loop up or down code is detected can be selected by demasking (register IMR6). Setting both, SILS and LILS to '1' is forbidden.				
			<ul> <li>0<sub>B</sub> , automatic switching of local loop ("on system side") is disabled (default).</li> <li>1<sub>B</sub> , automatic switching of local loop ("on system side") by In-band loop codes detected from the system side is enabled.</li> </ul>				
LILS	0	0 rw	Line In-Band Loop Switching (Remote Loop) This bit controls if automatic switching of the remote loop will be done by In-Band loop codes from the line side, see Chapter 5.5.7. The necessary receiption time of In-band loop codes until an automatic loop switching is performed is configured by INBLDTR.INBLDR(1:0).				
			Note: Generation of an interrupt when loop up or down code is detected can be selected by demasking (register IMR6). Setting both, SILS and LILS to ´1´ is forbidden.				
			<ul> <li>0<sub>B</sub> , automatic switching of remote loop ("on line side") is disabled (default).</li> <li>1<sub>B</sub> , automatic switching of remote loop ("on line side") by In-band loop codes detected from the line side is enabled if local loop is not activated by LIM0.LL = ´1´.</li> </ul>				



# PRBS Time Slot Register 1

Selects the used time slots for PRBS if TPC0.PRM is not '00b'.See Chapter 5.7.1.

PRBSTS1_T PRBS Time S	Slot Register 1	1	Offset 00DB <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0	
TS0	TS1	TS2	TS3	TS4	TS5	TS6	TS7	
rw	rw	rw	rw	rw	rw	rw	rw	

Field	Bits	Туре	Description
TS0	7	rw	PRBS Time Slot 0 Selection
			Note: If "N x 56 kbit/s" mode is selected by TPC0.PRM(1:0) = ´11 <sub>b</sub> ´ this bit is not valid: In this case time slot 0 - which is the frame bit - will not be used for PRBS, independent on bit TSO.
			<ul> <li>0<sub>B</sub> , no PRBS pattern in time slot 0.</li> <li>1<sub>B</sub> , pattern transmitted/received in time slot 0.</li> </ul>
TS1	6	rw	PRBS Time Slot 1Selection
			$0_B$ , no PRBS pattern in time slot 1. $1_B$ , pattern transmitted/received in time slot 1.
TS2	5	rw	PRBS Time Slot 2Selection
			<ul> <li>0<sub>B</sub> , no PRBS pattern in time slot 2.</li> <li>1<sub>B</sub> , pattern transmitted/received in time slot 2.</li> </ul>
TS3	4	rw	PRBS Time Slot 3 Selection
			<ul> <li>0<sub>B</sub> , no PRBS pattern in time slot 3.</li> <li>1<sub>B</sub> , pattern transmitted/received in time slot 3.</li> </ul>
TS4	3	rw	PRBS Time Slot 4 Selection
			$0_B$ , no PRBS pattern in time slot 4. $1_B$ , pattern transmitted/received in time slot 4.
TS5	2	rw	PRBS Time Slot 5 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 5. $1_{\rm B}$ , pattern transmitted/received in time slot 5.
TS6	1	rw	PRBS Time Slot 6 Selection
			$0_B$ , no PRBS pattern in time slot 6. $1_B$ , pattern transmitted/received in time slot 6.



Field	Bits	Туре	Description
TS7	0	rw	PRBS Time Slot 7 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 7. $1_{\rm B}$ , pattern transmitted/received in time slot 7.



# PRBS Time Slot Register 2

Selects the used time slots for PRBS.

PRBSTS2_T PRBS Time Slot Register 2					fset DC <sub>H</sub>			Reset Value 00 <sub>H</sub>		
ſ	7	6	5	4	3	2	1	0		
	TS8	TS9	TS10	TS11	TS12	TS13	TS14	TS15		
L	rw	rw	rw	rw	rw	rw	rw	rw		

Field	Bits	Туре	Description
TS8	7	rw	PRBS Time Slot 8 Selection
			$0_B$ , no PRBS pattern in time slot 8. $1_B$ , pattern transmitted/received in time slot 8.
TS9	6	rw	PRBS Time Slot 9 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 9. $1_{\rm B}$ , pattern transmitted/received in time slot 9.
TS10	5	rw	PRBS Time Slot 10 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 10. $1_{\rm B}$ , pattern transmitted/received in time slot 10.
TS11	4	rw	PRBS Time Slot 11 Selection
			$0_B$ , no PRBS pattern in time slot 11. $1_B$ , pattern transmitted/received in time slot 11.
TS12	3	rw	PRBS Time Slot 12 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 12. $1_{\rm B}$ , pattern transmitted/received in time slot 12.
TS13	2	rw	PRBS Time Slot 13 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 13. $1_{\rm B}$ , pattern transmitted/received in time slot 13.
TS14	1	rw	PRBS Time Slot 14 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 14. $1_{\rm B}$ , pattern transmitted/received in time slot 14.
TS15	0	rw	PRBS Time Slot 15 Selection
			$0_B$ , no PRBS pattern in time slot 15. $1_B$ , pattern transmitted/received in time slot 15.



# PRBS Time Slot Register 3

Selects the used time slots for PRBS.

PRBSTS3_T PRBS Time Slot Register 3			3		fset DD <sub>H</sub>			Reset Value 00 <sub>H</sub>		
Г	7	6	5	4	3	2	1	0		
	TS16	TS17	TS18	TS19	TS20	TS21	TS22	TS23		
	rw	rw	rw	rw	rw	rw	rw	rw		

Field	Bits	Туре	Description
TS16	7	rw	PRBS Time Slot 16 Selection
			0 <sub>B</sub> , no PRBS pattern in time slot 16.
			$1_{\rm B}^{-}$ , pattern transmitted/received in time slot 16.
TS17	6	rw	PRBS Time Slot 17 Selection
			$0_B$ , no PRBS pattern in time slot 17.
			1 <sub>B</sub> , pattern transmitted/received in time slot 17.
TS18	5	rw	PRBS Time Slot 18 Selection
			0 <sub>B</sub> , no PRBS pattern in time slot 18.
			$1_{\rm B}$ , pattern transmitted/received in time slot 18.
TS19	4	rw	PRBS Time Slot 19 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 19.
			$1_{\rm B}$ , pattern transmitted/received in time slot 19.
TS20	3	rw	PRBS Time Slot 20 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 20.
			$1_{\rm B}$ , pattern transmitted/received in time slot 20.
TS21	2	rw	PRBS Time Slot 21 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 21.
			$1_{B}$ , pattern transmitted/received in time slot 21.
TS22	1	rw	PRBS Time Slot 22 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 22.
			$1_{\rm B}$ , pattern transmitted/received in time slot 22.
TS23	0	rw	PRBS Time Slot 23 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 23.
			$1_{B}$ , pattern transmitted/received in time slot 23.



# PRBS Time Slot Register 4

Selects the used time slots for PRBS.

	RBSTS4_T RBS Time S	Slot Register 4	1	Offset 00DE <sub>H</sub>			Reset Value 00 <sub>H</sub>		
_	7	6	5	4	3	2	1	0	
	TS24	TS25	<b>TS26</b>	TS27	TS28	TS29	TS30	TS31	
	rw	rw	rw	rw	rw	rw	rw	rw	

Field	Bits	Туре	Description
TS24	7	rw	PRBS Time Slot 24 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 24. $1_{\rm B}$ , pattern transmitted/received in time slot 24.
TS25	6	rw	PRBS Time Slot 25 Selection
_			$0_B$ , no PRBS pattern in time slot 25. $1_B$ , pattern transmitted/received in time slot 25.
TS26	5	rw	PRBS Time Slot 26 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 26. $1_{\rm B}$ , pattern transmitted/received in time slot 26.
TS27	4	rw	PRBS Time Slot 27 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 27. $1_{\rm B}$ , pattern transmitted/received in time slot 27.
TS28	3	rw	PRBS Time Slot 28 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 28. $1_{\rm B}$ , pattern transmitted/received in time slot 29.
TS29	2	rw	PRBS Time Slot 29 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 29. $1_{\rm B}$ , pattern transmitted/received in time slot 29.
TS30	1	rw	PRBS Time Slot 30 Selection
			$0_{\rm B}$ , no PRBS pattern in time slot 30. $1_{\rm B}$ , pattern transmitted/received in time slot 30.
TS31	0	rw	PRBS Time Slot 31 Selection
			$0_B$ , no PRBS pattern in time slot 31. $1_B$ , pattern transmitted/received in time slot 31.



# T1/J1 RegistersInterrupt Mask Register 7

#### Interrupt Mask Register 7

Masks interrupt bits of register ISR7.

IMR7_T Interrupt Mask Register 7					set DF <sub>H</sub>		Reset Value FF <sub>H</sub>		
F	7	6	5	4	3	2	1	0	
		Res	1	XCLKSS1	XCLKSS0		Res		
				rw	rw				

Field	Bits	Туре	Description
XCLKSS1	4	rw	XCLKSS1 Interrupt Masking
			0 <sub>B</sub> , ISR7.XCLKSS1 is enabled.
			1 <sub>B</sub> , ISR7.XCLKSS1 is disabled
XCLKSS0	3	rw	XCLKSS0 Interrupt Masking
			$0_{\rm B}$ , ISR7.XCLKSS0 is enabled.
			1 <sub>B</sub> , ISR7.XCLKSS0 is disabled



T1/J1 RegistersReceive FIFO - HDLC Channel 1 - Lower Byte

# 8.2 Detailed Description of T1/J1 Status Registers

#### **Receive FIFO - HDLC Channel 1 - Lower Byte**

RFIFO1L_T Receive FIF	O - HDLC Cha	nnel 1 - Lowe		fset 00 <sub>H</sub>			Reset Value xx <sub>H</sub>
7	6	5	4	3	2	1	0
RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0
r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
RF7	7	r	RFIFO Data
RF6	6	r	Reading data from RFIFO of HDLC channel 1 can be done in an 8-bit
RF5	5	r	(byte) or 16-bit (word) access depending on the selected bus interface
RF4	4	r	<ul> <li>mode. The LSB is received first from the serial interface.</li> <li>The size of the accessible part of RFIFO is determined by programming</li> </ul>
RF3	3	r	the bits CCR1.RFT(1:0) and MODE.RFT2 (RFIFO threshold level), see
RF2	2	r	Chapter 3.4.3.
RF1	1	r	Data Transfer:
RF0	0	r	<ul> <li>Up to 64bytes/32 words of received data can be read from the RFIFO following an RPF or an RME interrupt.</li> <li>RPF Interrupt: A fixed number of bytes/words to be read (64, 32, 16, 4, 2 bytes). The message is not yet complete.</li> <li>RME Interrupt: The message is completely received. The number of valid bytes is determined by reading the RBCL, RBCH registers.</li> <li>RFIFO is released by issuing the RMC (Receive Message Complete) command.</li> </ul>



# T1/J1 RegistersReceive FIFO - HDLC Channel 1 - Higher Byte

# Receive FIFO - HDLC Channel 1 - Higher Byte

	RFIFO1H_T Receive FIFO	- HDLC Char	nnel 1 - Highe		fset 01 <sub>H</sub>			Reset Value xx <sub>H</sub>
	7	6	5	4	3	2	1	0
	RF15	RF14	RF13	RF12	RF11	RF10	RF9	RF8
l	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
RF15	7	r	RFIFO Data
RF14	6	r	Reading data from RFIFO of HDLC channel 1 can be done in an 8-bit
RF13	5	r	(byte) or 16-bit (word) access depending on the selected bus interface
RF12	4	r	<ul> <li>mode. The LSB is received first from the serial interface.</li> <li>The size of the accessible part of RFIFO is determined by programming</li> </ul>
RF11	3	r	the bits CCR1.RFT(1:0) and MODE.RFT2 (RFIFO threshold level), see
RF10	2	r	Chapter 3.4.3.
RF9	1	r	Data Transfer:
RF8	0	r	<ul> <li>Up to 64bytes/32 words of received data can be read from the RFIFO following an RPF or an RME interrupt.</li> <li>RPF Interrupt: A fixed number of bytes/words to be read (64, 32, 16, 4, 2 bytes). The message is not yet complete.</li> <li>RME Interrupt: The message is completely received. The number of valid bytes is determined by reading the RBCL, RBCH registers.</li> <li>RFIFO is released by issuing the RMC (Receive Message Complete) command.</li> </ul>



# T1/J1 RegistersReceive Buffer Delay

# **Receive Buffer Delay**

RBD_T Receive Buffer Delay				Off xx	Reset Value xx <sub>H</sub>			
_	7	6	5	4	3	2	1	0
	R	es			RI	BD		
		I	1		I	r		<u> </u>

Field	Bits	Туре	Description
RBD	5:0	r	Receive Elastic Buffer Delay
			These bits informs the user about the current delay (in time slots) through the receive elastic buffer. The delay is updated every 386 or 193 bits (SIC1.RBS(1:0)). Before reading this register the user has to set bit DEC.DRBD in order to halt the current value of this register. After reading RBD updating of this register is enabled. Not valid if the receive buffer is bypassed. $000000_B$ , Delay < 1 time slot B , 111111 <sub>B</sub> , Delay > 63 time slots



# T1/J1 RegistersVersion Status Register

# Version Status Register

VSTR_T Version Status Register				fset 4A <sub>H</sub>			Reset Value н		
7	6	5	4	3	2	1	0		
	VSTR								
	I			r	1 1				

Field	Bits	Туре	Description
VSTR	7:0	r	Version Number of Chip
			Status information depends on the setting of input signal COMP. See <b>Figure 96</b> for more detail.



# T1/J1 RegistersReceive Equalizer Status

# **Receive Equalizer Status**

RES_T Receive Equalizer Status				Offset xx4B <sub>H</sub>			Reset Value 00 <sub>H</sub>	
7		6	5	4	3	2	1	0
	EV		Res			RES		
r		1	1		r	1		

Field	Bits	Туре	Description
EV	7:6	r	Equalizer Status Valid
			These bits informs the user about the current state of the receive
			equalization network.
			00 <sub>B</sub> , Equalizer status not valid, still adapting
			01 <sub>B</sub> , Equalizer status valid
			10 <sub>B</sub> , Equalizer status not valid
			11 <sub>B</sub> , Equalizer status valid but high noise floor
RES	4:0	r	Receive Equalizer Status
			The current line attenuation status in steps of about 1.4 dB are displayed
			in these bits. Only valid if bits $EV(1:0) = 01_b$ . Accuracy: $\pm 2$ digits, based
			on temperature influence and noise amplitude variations.
			00000 <sub>B</sub> , Minimum attenuation: 0 dB
			в ,
			11001 <sub>B</sub> , Maximum attenuation: -36 dB



# Framer Receive Status Register 0

	FRS0_T Framer Rece	ive Status Re	gister 0		<sup>:</sup> set 4С <sub>Н</sub>			Reset Value xx <sub>H</sub>
	7	6	5	4	3	2	1	0
	LOS	AIS	LFA	RRA	R	es	LMFA	FSRF
l	r	r	r	r			r	r

Field	Bits	Туре	Description
LOS	7	r	<ul> <li>Loss-of-Signal (Red Alarm) Detection: This bit is set when the incoming signal has "no transitions" (analog interface) or logical zeros (digital interface) in a time interval of T consecutive pulses, where T is programmable by PCD register: Total account of consecutive pulses: 16 &lt; T &lt; 4096. Analog interface: The receive signal level where "no transition" is declared is defined by the programmed value of LIM1.RIL(2:0). Recovery: <ul> <li>Analog interface: The bit is reset in short-haul mode when the incoming signal has transitions with signal levels greater than the programmed receive input level (LIM1.RIL(2:0)) for at least M pulse periods defined by register PCR in the PCD time interval. In long-haul mode additionally bit RES.6 must be set for at least 250 μs.</li> <li>Digital interface: The bit is reset when the incoming data stream contains at least M ones defined by register PCR in the PCD time interval.</li> </ul> </li> <li>With the rising edge of this bit an interrupt status bit (ISR2.LOS) is set. For additionally recovery conditions refer also to register LIM2.LOS1. The bit is set during alarm simulation and reset if FRS2.ESC = 0, 3, 4, 6,7 and no alarm condition exists.</li> </ul>
AIS	6	r	Alarm Indication Signal (Blue Alarm) This bit is set when the conditions defined by bit FMR4.AIS3 are detected. The flag stays active for at least one multiframe. With the rising edge of this bit an interrupt status bit (ISR2.AIS) is set. It is reset with the beginning of the next following multiframe if no alarm condition is detected.The bit is set during alarm simulation and reset if FRS2.ESC = 0, 3, 4, 7 and no alarm condition exists.
LFA	5	r	Loss of Frame Alignment The flag is set if pulseframe synchronization has been lost. The conditions are specified by bit FMR4.SSC(1:0). Setting this bit causes an interrupt (ISR2.LFA). The flag is cleared when synchronization has been regained. Additionally interrupt status ISR2.FAR is set with clearing this bit.



Field	Bits	Туре	Description
RRA	4	r	Receive Remote Alarm (Yellow Alarm)
			The flag is set after detecting remote alarm (yellow alarm). Conditions for setting/resetting are defined by bit RC0.RRAM. With the rising edge of this bit an interrupt status bit ISR2.RA is set. With the falling edge of this bit an interrupt status bit ISR2.RAR is set. The bit is set during alarm simulation and reset if FRS2.ESC = 0, 3, 4,5,7 and
			no alarm condition exists.
LMFA	1	r	<ul> <li>Loss Of Multiframe Alignment</li> <li>Set in F12 or F72 format when 2 out of 4 (or 5 or 6) multiframe alignment patterns are incorrect.</li> <li>Additionally the interrupt status bit ISR2.LMFA is set. Cleared after multiframe synchronization has been regained. With the falling edge of this bit an interrupt status bit ISR2.MFAR is generated.</li> </ul>
FSRF	0	r	<b>Frame Search Restart Flag</b> Toggles when no framing candidate (pulse framing or multiframing) is found and a new frame search is started.



# Framer Receive Status Register 1

FRS1_T Framer Receive Status Register 1			gister 1		<sup>i</sup> set 4D <sub>H</sub>			Reset Value xx <sub>H</sub>
	7	6	5	4	3	2	1	0
	EXZD	PDEN	Res	LLBDD	LLBAD	Res	XLS	XLO
l	r	r		r	r		r	r

Field	Bits	Туре	Description
EXZD	7	r	Excessive Zeros Detected Significant only if excessive zeros detection is enabled (FMR2.EXZE = '1'). Set after detecting of more than 7 (B8ZS code) or more than 15 (AMI code) contiguous zeros in the received bit stream. This bit is cleared on read.
PDEN	6	r	<b>Pulse-Density Violation Detected</b> The pulse-density of the received data stream is below the requirement defined by ANSI T1. 403 or more than 14 consecutive zeros are detected. With the violation of the pulse-density this bit is set and remains active until the pulse-density requirement is fulfilled for 23 consecutive "1"- pulses. Additionally an interrupt status ISR0.PDEN is generated with the rising edge of PDEN.
LLBDD	4	r	<b>Line Loop-Back Deactivation Signal Detected</b> This bit is set in case of the LLB deactivate signal is detected and then received over a period of more than 33,16 ms with a bit error rate less than 10 <sup>-2</sup> . The bit remains set as long as the bit error rate does not exceed 10 <sup>-2</sup> . If framing is aligned, the first bit position of any frame is not taken into account for the error rate calculation. Any change of this bit causes an LLBSC interrupt.
LLBAD	3	r	<ul> <li>Line Loop-Back Activation Signal Detected PRBS Status</li> <li>Depending on bit LCR1.EPRM the source of this status bit changed.</li> <li>LCR1.EPRM = '0': This bit is set in case of the LLB activate signal is detected and then received over a period of more than 33,16 ms with a bit error rate less than 10<sup>-2</sup>. The bit remains set as long as the bit error rate does not exceed 10<sup>-2</sup>. If framing is aligned, the first bit position of any frame is not taken into account for the error rate calculation. Any change of this bit causes an LLBSC interrupt.</li> <li>LCR1.EPRM = '1': The current status of the PRBS synchronizer is indicated in this bit. It is set high if the synchronous state is reached even in the presence of a bit error rate of up to 10<sup>-3</sup>. A data stream containing all zeros or all ones with/without framing bits is also a valid pseudo-random binary sequence.</li> </ul>



Field	Bits	Туре	Description
XLS	5 1 r	r	Transmit Line ShortSignificant only if the ternary line interface is selected by LIM1.DRS = '0'.Note that shorts in generic transmit line interface mode are not detectedand will not ham the device $0_B$ , Normal operation. No short is detected. $1_B$ , The XL1 and XL2 are shortened for at least 3 pulses. As a reactionof the short the pins XL1 and XL2 are automatically forced into ahigh-impedance state if bit XPM2.DAXLT is reset. After 128consecutive pulse periods the outputs XL1/2 are activated againand the internal transmit current limiter is checked. If a shortbetween XL1/2 is still further active the outputs XL1/2 are in high-impedance state again. When the short disappears pins XL1/2 areactivated automatically and this bit is reset. With any change of thisbit an interrupt ISR1.XLSC is generated. In case of XPM2.XLT isset this bit is frozen.
XLO	0	r	<ul> <li>Transmit Line Open</li> <li>0<sub>B</sub> , Normal operation</li> <li>1<sub>B</sub> , This bit is set if at least 32 consecutive zeros were sent on pins XL1/XL2 or XDOP/XDON. This bit is reset with the first transmitted pulse. With the rising edge of this bit an interrupt ISR1.XLSC is set. In case of XPM2.XLT is set this bit is frozen.</li> </ul>



#### Framer Receive Status Register 2

FRS2_T Framer Receive Status Register 2				fset 4E <sub>H</sub>			Reset Value xx <sub>H</sub>
7	6	5	4	3	2	1	0
	ESC				Res		
	r	1	•		1		

Field	Bits	Туре	Description
ESC	7:5	r	<b>Error Simulation Counter</b> This three-bit counter is incremented by setting bit FMR0.SIM. The state of the counter determines the function to be tested. For complete checking of the alarm indications, eight simulation steps are necessary
			(FRS2.ESC = '0' after a complete simulation).

#### Table 134 Alarm Simulation States

Tested Alarms ESC(2:0) =	0	1	2	3	4	5	6	7
LFA			x				x	
LMFA			x				x	
RRA (bit2 = 0)		х						
RRA (S-bit frame 12)			х					
RRA (DL-pattern)							x	
LOS <sup>1)</sup>		х	х			х		
EBC <sup>2)</sup> (F12,F72)			х				(X)	
EBC <sup>2)</sup> (only ESF)		х	х			х	(X)	
AIS <sup>1)</sup>		х	х			х	x	
FEC <sup>2)</sup>			х				(X)	
CVC		х	х			х		
CEC (only ESF)		х	х			Х	x	
RSP		х						
RSN						х		
XSP		х						
XSN						х		
BEC <sup>1)</sup>		х	x			х		
COEC			x				x	

1) Only active during FMR0.SIM = 1

2) FEC is counting +2 while EBC is counting +1 if the framer is in synchronous state; if asynchronous in state 2 but synchronous in state 6, counters are incremented during state 6



#### T1/J1 Registers

Some of these alarm indications are simulated only if the OctalFALCTM is configured in the appropriate mode. At simulation steps 0, 3, 4, and 7 pending status flags are reset automatically and clearing of the error counters and interrupt status registers ISR(7:0) should be done. Incrementing the simulation counter should not be done at time intervals shorter than 1.5 ms (F4, F12, F72) or 3 ms (ESF). Otherwise, reactions of initiated simulations might occur at later steps. Control bit FMR0.SIM has to be held stable at high or low level for at least one receive clock period before changing it again.



# T1/J1 RegistersFraming Error Counter Lower Byte

# Framing Error Counter Lower Byte

FECL_T Framing Error Counter Lower Byte					fset 50 <sub>H</sub>			Reset Value 00 <sub>H</sub>
	7	6	5	4	3	2	1	0
	FE7	FE6	FE5	FE4	FE3	FE2	FE1	FE0
	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description			
FE7	7	r	Framing Errors			
FE6	6	r	This 16-bit counter is incremented when a FAS word has been received			
FE5	5	r	with an error. Framing errors are counted during basic frame synchronous			
FE4	4	r	state only (but even if multiframe synchronous state is not reached yet). During alarm simulation, the counter is incremented every 250 ms up to			
FE3	3	r	its saturation. The error counter does not roll over.Clearing and updating			
FE2         2           FE1         1	r	the counter is done according to bit FMR1.ECM. If this bit is reset the				
	1	r	error counter is permanently updated in the buffer. For correct read			
FE0	0	r	access of the error counter bit DEC.DFEC has to be set. With the rising edge of this bit updating the buffer is stopped and the error counter is reset. Bit DEC.DFEC is reset automatically with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.			



# T1/J1 RegistersFraming Error Counter Higher Byte

# Framing Error Counter Higher Byte

FECH_T Framing Error Counter Higher Byte					fset 51 <sub>H</sub>			Reset Value 00 <sub>H</sub>
-	7	6	5	4	3	2	1	0
	FE15	FE14	FE13	FE12	FE11	FE10	FE9	FE8
L	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
FE15	7	r	Framing Errors
FE14	6	r	This 16-bit counter is incremented when a FAS word has been received
FE13	5	r	with an error. Framing errors are counted during basic frame synchronous
FE12	4	r	state only (but even if multiframe synchronous state is not reached yet). During alarm simulation, the counter is incremented every 250 ms up to
FE11	3	r	its saturation. The error counter does not roll over.Clearing and updating
FE10	2	r	the counter is done according to bit FMR1.ECM. If this bit is reset the
FE9	1	r	error counter is permanently updated in the buffer. For correct read
FE8	0	r	access of the error counter bit DEC.DFEC has to be set. With the rising edge of this bit updating the buffer is stopped and the error counter is reset. Bit DEC.DFEC is reset automatically with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.



# T1/J1 RegistersCode Violation Counter Lower Byte

# Code Violation Counter Lower Byte

	CVCL_T Code Violatic	on Counter Lo	ower Byte		fset 52 <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	CV7	CV6	CV5	CV4	CV3	CV2	CV1	CV0
L	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description			
CV7	7	r	Code Violations			
CV6	6	r	No function if NRZ code has been enabled. If the HDB3 or the CMI code			
CV5	5	r	with HDB3-precoding is selected, the 16-bit counter is incremented with the selected			
CV4	4	r	<ul> <li>violations of the HDB3 code are detected. The error detection mode is</li> <li>determined by programming the bit FMR0.EXTD. If simple AMI coding is</li> </ul>			
CV3	3	r	enabled (FMR0.RC(1:0) = $(01_b)$ ) all bipolar violations are counted. The error counter does not roll over.During alarm simulation, the counter is			
CV2	2	r				
CV1	1	r	incremented every four bits received up to its saturation. Clearing and			
CV0	0	r	updating the counter is done according to bit FMR1.ECM. If this bit is reset the error counter is permanently updated in the buffer. For corre read access of the error counter bit DEC.DCVC has to be set. With th rising edge of this bit updating the buffer is stopped and the error count is reset. Bit DEC.DCVC is reset automatically with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SE the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.			



# T1/J1 RegistersCode Violation Counter Higher Byte

# Code Violation Counter Higher Byte

CVCH_T Code Violation Counter Higher Byte					fset 53 <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	CV15	CV14	CV13	CV12	CV11	CV10	CV9	CV8
	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description				
CV15	7	r	Code Violations				
CV14	6	r	No function if NRZ code has been enabled. If the HDB3 or the CMI code				
CV13	5	r	with HDB3-precoding is selected, the 16-bit counter is incremented when				
CV12	4	r	<ul> <li>violations of the HDB3 code are detected. The error detection mode is</li> <li>determined by programming the bit FMR0.EXTD. If simple AMI coding is</li> </ul>				
CV11	3	r	enabled (FMR0.RC(1:0) = $(01_b)$ ) all bipolar violations are counted. The error counter does not roll over.During alarm simulation, the counter is				
CV10	2	r					
CV9	1	r	incremented every four bits received up to its saturation. Clearing and				
CV8	0	r	updating the counter is done according to bit FMR1.ECM. If this bit is reset the error counter is permanently updated in the buffer. For correct read access of the error counter bit DEC.DCVC has to be set. With the rising edge of this bit updating the buffer is stopped and the error counter is reset. Bit DEC.DCVC is reset automatically with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.				



# T1/J1 RegistersCRC Error Counter 1 Lower Byte

# **CRC Error Counter 1 Lower Byte**

CEC1L_T CRC Error Counter 1 Lower Byte					iset 54 <sub>H</sub>			Reset Value 00 <sub>H</sub>
	7	6	5	4	3	2	1	0
	CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0
L	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
CR7	7	r	CRC Errors
CR6	6	r	No function if doubleframe format is selected. In CRC-multiframe mode,
CR5	5	r	the 16-bit counter is incremented when a CRC-submultiframe has been
CR4	4	r	received with a CRC error. CRC errors are not counted during asynchronous state. The error counter does not roll over. During alarm
CR3	3	r	simulation, the counter is incremented once per submultiframe up to its
CR2	2	r	saturation. Clearing and updating the counter is done according to bit
CR1	1	r	FMR1.ECM. If this bit is reset the error counter is permanently updated in
CR0	0	r	the buffer. For correct read access of the error counter bit DEC.DCEC1 has to be set. With the rising edge of this bit updating the buffer is stopped and the error counter is reset. Bit DEC.DCEC1 is reset automatically with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.



# T1/J1 RegistersCRC Error Counter 1 Higher Byte

# **CRC Error Counter 1 Higher Byte**

CEC1H_T CRC Error Counter 1 Higher Byte					fset 55 <sub>H</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	CR15	CR14	CR13	CR12	CR11	CR10	CR9	CR8
-	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
CR15	7	r	CRC Errors
CR14	6	r	No function if doubleframe format is selected.In CRC-multiframe mode,
CR13	5	r	the 16-bit counter is incremented when a CRC-submultiframe has been
CR12	4	r	received with a CRC error. CRC errors are not counted during asynchronous state. The error counter does not roll over. During alarm
CR11	3	r	simulation, the counter is incremented once per submultiframe up to its
CR10	2	r	saturation. Clearing and updating the counter is done according to bit
CR9	1	r	FMR1.ECM. If this bit is reset the error counter is permanently updated in
CR8	0	r	the buffer. For correct read access of the error counter bit DEC.DCEC1 has to be set. With the rising edge of this bit updating the buffer is stopped and the error counter is reset. Bit DEC.DCEC1 is reset automatically with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.



# T1/J1 RegistersE-Bit Error Counter Lower Byte

# E-Bit Error Counter Lower Byte

	EBCL_T E-Bit Error Co	ounter Lower	Byte		<sup>i</sup> set 56 <sub>н</sub>			Reset Value 00 <sub>H</sub>
_	7	6	5	4	3	2	1	0
	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0
	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
EB7	7	r	E-Bit Errors
EB6	6	r	If doubleframe format is selected, FEBEH/L has no function. If CRC-
EB5	5	r	multiframe mode is enabled, FEBEH/L works as submultiframe error
EB4	4	r	<ul> <li>indication counter (16 bits) which counts zeros in Si-bit position of frame</li> <li>13 and 15 of every received CRC multiframe. The error counter does not</li> </ul>
EB3	3	r	roll over.
EB2	2	r	During alarm simulation, the counter is incremented once per
EB1	1	r	submultiframe up to its saturation.
EBO	0	r	Clearing and updating the counter is done according to bit FMR1.ECM. If this bit is reset the error counter is permanently updated in the buffer. For correct read access of the error counter bit DEC.DEBC has to be set. With the rising edge of this bit updating the buffer is stopped and the error counter is reset. Bit DEC.DEBC is reset automatically with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.



# T1/J1 RegistersE-Bit Error Counter Higher Byte

# E-Bit Error Counter Higher Byte

EBCH_T E-Bit Error Counter Higher Byte				iset 57 <sub>H</sub>			Reset Value 00 <sub>H</sub>	
ſ	7	6	5	4	3	2	1	0
	EB15	EB14	EB13	EB12	EB11	EB10	EB9	EB8
l	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
EB15	7	r	E-Bit Errors
EB14	6	r	If doubleframe format is selected, FEBEH/L has no function. If CRC-
EB13	5	r	multiframe mode is enabled, FEBEH/L works as submultiframe error
EB12	4	r	<ul> <li>indication counter (16 bits) which counts zeros in Si-bit position of frame</li> <li>13 and 15 of every received CRC multiframe. The error counter does not</li> </ul>
EB11	3	r	roll over.
EB10	2	r	During alarm simulation, the counter is incremented once per
EB9	1	r	submultiframe up to its saturation.
EB8	0	r	Clearing and updating the counter is done according to bit FMR1.ECM. If this bit is reset the error counter is permanently updated in the buffer. For correct read access of the error counter bit DEC.DEBC has to be set. With the rising edge of this bit updating the buffer is stopped and the error counter is reset. Bit DEC.DEBC is reset automatically with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.



# T1/J1 RegistersBit Error Counter Lower Bytes

# Bit Error Counter Lower Bytes

	BECL_T Bit Error Cou	inter Lower B	ytes		fset 58 <sub>H</sub>			Reset Value 00 <sub>H</sub>
r	7	6	5	4	3	2	1	0
	BEC7	BEC6	BEC5	BEC4	BEC3	BEC2	BEC1	BEC0
L	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
BEC7	7	r	Bit Error Counter
BEC6	6	r	If the PRBS monitor is enabled by LCR1.EPRM = '1' this 16-bit counter
BEC5	5	r	is incremented with every received PRBS bit error in the PRBS
BEC4	4	r	<ul> <li>synchronous state FRS1.LLBAD = ´1´.</li> <li>The error counter does not roll over.During alarm simulation, the counter</li> </ul>
BEC3	3	r	is incremented continuously with every second received bit. Clearing and
BEC2	2	r	updating the counter is done according to bit FMR1.ECM.If this bit is reset
BEC1	1	r	the error counter is permanently updated in the buffer. For correct read
BEC0	0	r	<ul> <li>access of the PRBS bit error counter bit DEC.DBEC has to be set. With the rising edge of this bit updating the buffer is stopped and the error counter is reset.</li> <li>Bit DEC.DBEC is automatically reset with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.</li> </ul>



# T1/J1 RegistersBit Error Counter Higher Bytes

# **Bit Error Counter Higher Bytes**

BECH_T Bit Error Counter Higher Bytes			Bytes	Offset xx59 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
	7	6	5	4	3	2	1	0	
	BEC15	BEC14	BEC13	BEC12	BEC11	BEC10	BEC9	BEC8	
	r	r	r	r	r	r	r	r	

Field	Bits	Туре	Description
BEC15	7	r	Bit Error Counter
BEC14	6	r	If the PRBS monitor is enabled by LCR1.EPRM = '1' this 16-bit counter
BEC13	5	r	is incremented with every received PRBS bit error in the PRBS
BEC12	4	r	<ul> <li>synchronous state FRS1.LLBAD = ´1´.</li> <li>The error counter does not roll over.During alarm simulation, the counter</li> </ul>
BEC11	3	r	is incremented continuously with every second received bit. Clearing and
BEC10	2	r	updating the counter is done according to bit FMR1.ECM.If this bit is reset
BEC9	1	r	the error counter is permanently updated in the buffer. For correct read
BEC8	0	r	<ul> <li>access of the PRBS bit error counter bit DEC.DBEC has to be set. With the rising edge of this bit updating the buffer is stopped and the error counter is reset.</li> <li>Bit DEC.DBEC is automatically reset with reading the error counter high byte. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.</li> </ul>



# T1/J1 RegistersCOFA Event Counter

#### **COFA Event Counter**

	COEC_T COFA Event	Counter			fset 5A <sub>H</sub>			Reset Value 00 <sub>H</sub>
ſ	7	6	5	4	3	2	1	0
	COE7	COE6	COE5	COE4	COE3	COE2	COE1	COE0
l	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
COE7	7	r	Multiframe Counter
COE6	6		If GCR.ECMC = '1' this 6-bit counter increments with each multiframe
COE5	5		period in the asynchronous state FRS0.LFA/LMFA = '1'. The error counter does not roll over.
COE4	4		
COE3	3		
COE2	2		
COE1	1	r	Change of Frame Alignment Counter
COE0	0		If GCR.ECMC = '1' this 2-bit counter increments with each detected change of frame/multiframe alignment. The error counter does not roll over. During alarm simulation, the counter is incremented once per multiframe. Clearing and updating the counter is done according to bit FMR1.ECM. If this bit is reset the error counter is permanently updated in the buffer. For correct read access of the event counter bit DEC.DCOEC has to be set. With the rising edge of this bit updating the buffer is stopped and the error counter is reset. Bit DEC.DCOEC is automatically reset with reading the error counter high byte on address '5B <sub>H</sub> '. Data read on '5B <sub>H</sub> ' is not defined. If FMR1.ECM is set every second (interrupt ISR3.SEC) the error counter is latched and then automatically reset. The latched error counter state should be read within the next second.



# T1/J1 RegistersReceive DL-Bit Register 1

# **Receive DL-Bit Register 1**

RDL1_T Receive DL-I	Bit Register 1			<sup>i</sup> set 5С <sub>н</sub>			Reset Value xx <sub>H</sub>
7	6	5	4	3	2	1	0
			RD	DL1			
	· · ·	·		r			<u> </u>

Field	Bits	Туре	Description
RDL1	7:0	r	Receive DL-Bit
			Only valid if F12, F24 or F72 format is enabled. The received FS/DL-Bits are shifted into this register. RDL10 is received in frame 1 and RDL17 in frame 15, if F24 format is enabled. RDL10 is received in frame 26 and RDL17 in frame 40, if F72 format is enabled. In F12 format the FS-Bits of a complete multiframe is stored in this register. RDL10 is received in frame 2 and RDL15 in frame 12.
			This register is updated with every receive multiframe begin interrupt ISR0.RMB.
			Two kinds of DL- bit accesses are selectable in ESF mode by register bit FMR5.DLM, see <b>Chapter 5.3.6.1</b> .



# T1/J1 RegistersReceive DL-Bit Register 2

# **Receive DL-Bit Register 2**

RDL2_T Receive DL-I	Bit Register 2			fset 5D <sub>H</sub>			Reset Value xx <sub>H</sub>
7	6	5	4	3	2	1	0
			RI	DL2			
<u></u>	•			r	<u> </u>		·

Field	Bits	Туре	Description
RDL2	7:0	r	Receive DL-Bit
			Only valid if F24 or F72 format is enabled. The received DL-Bits are
			shifted into this register. RDL20 is received in frame 17 and RDL23 in
			frame 23, if F24 format is enabled. RDL20 is received in frame 42 and
			RDL27 in frame 56, if F72 format is enabled.
			This register is updated with every receive multiframe begin interrupt
			ISR0.RMB.
			Two kinds of DL- bit accesses are selectable in ESF mode by register bit
			FMR5.DLM, see Chapter 5.3.6.1.



# T1/J1 RegistersReceive DL-Bit Register 3

# **Receive DL-Bit Register 3**

RDL3_T Receive DL-I	Bit Register 3			fset 5E <sub>H</sub>			Reset Value xx <sub>H</sub>
7	6	5	4	3	2	1	0
	1		R	DL3			
	1			r			

Field	Bits	Туре	Description
RDL3	7:0	r	Receive DL-Bit
			Only valid if F72 format is enabled. The received DL-Bits are shifted into
			this register. RDL30 is received in frame 58 and RDL37 in frame 72, if F72
			format is enabled.
			This register is updated with every receive multiframe begin interrupt ISR0.RMB.
			Two kinds of DL- bit accesses are selectable in ESF mode by register bit FMR5.DLM, see <b>Chapter 5.3.6.1</b> .



# T1/J1 RegistersReceive Signaling Pointer 1

# **Receive Signaling Pointer 1**

RSP1_T Receive Sign	aling Pointer	1		fset 62 <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
RS8C	RS7C	RS6C	RS5C	RS4C	RS3C	RS2C	RS1C
r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
RS8C	7	r	Receive Signaling Register RS(8:1) Changed
RS7C	6		A one in each bit position indicates that the received signaling data in the corresponding RS(8:1) registers are updated. Bit RS1C is the pointer for
RS6C	5		
RS5C	4		register RS1, while RS8C points to RS8.
RS4C	3		
RS3C	2		
RS2C	1		
RS1C	0		



# T1/J1 RegistersReceive Signaling Pointer 2

# **Receive Signaling Pointer 2**

SP2_T eceive Sigr	naling Pointer	2		fset 63 <sub>H</sub>			Reset Value 00 <sub>H</sub>
 7	6	5	4	3	2	1	0
	R	es	1	RS12C	RS11C	RS10C	RS9C
		1		r	r	r	r

Field	Bits	Туре	Description
RS12C	3	r	Receive Signaling Register RS(12:9) Changed
RS11C	2		A one in each bit position indicates that the received signaling data in the
RS10C	1		corresponding RS(12:9) registers are updated. Bit RS9C is the pointer for
RS9C	0		register RS9, while RS12C points to RS12



# T1/J1 RegistersSignaling Status Register

# Signaling Status Register

SIS_T Signaling Status Register					fset 64 <sub>H</sub>			Reset Value xx <sub>H</sub>
_	7	6	5	4	3	2	1	0
	XDOV	XFW	XREP	IVB	RLI	CEC	SFS	вом
	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
XDOV	7	r	<ul> <li>Transmit Data Overflow - HDLC Channel 1</li> <li>More than 64 bytes have been written to the XFIFO.This bit is cleared either</li> <li>By a transmitter reset command XRES or</li> <li>When all bytes in the accessible half of the XFIFO have been moved in the inaccessible half (shadow register).</li> <li>0<sub>B</sub> , normal FIFO operation.</li> <li>1<sub>B</sub> , number of bytes written to the FIFO exceeds the FIFO size.</li> </ul>
XFW	6	r	<b>Transmit FIFO Write Enable - HDLC Channel 1</b> Data can be written to the XFIFO.
XREP	5	r	Transmission Repeat - HDLC Channel 1 Status indication of CMDR.XREP.
IVB	4	r	Invalid BOM Frame Received - HDLC Channel 1 0 <sub>B</sub> , Valid BOM frame (1111111, 0xxxxxx0) received. 1 <sub>B</sub> , Invalid BOM frame received.
RLI	3	r	<b>Receive Line Inactive - HDLC Channel 1</b> Neither flags as interframe time fill nor frames are received in the signaling time slot.
CEC	2	r	<ul> <li>Command Executing</li> <li>Note: CEC is active at most 2.5 periods of the current system data rate.</li> <li>0<sub>B</sub> , No command is currently executed, the CMDR register can be written to.</li> <li>1<sub>B</sub> , A command (written previously to CMDR) is currently executed, no further command can be temporarily written in CMDR register.</li> </ul>
SFS	1	r	Status Freeze Signaling $0_B$ , Freeze signaling status inactive. $1_B$ , Freeze signaling status active.



# T1/J1 RegistersSignaling Status Register

Field	Bits	Туре	Description
BOM	0	r	Bit Oriented Message - HDLC Channel 1
			Significant only in ESF frame format and auto switching mode is enabled.
			See Chapter 5.3.4.
			0 <sub>B</sub> , HDLC/BOM controller 1 in HDLC mode
			1 <sub>B</sub> , HDLC/BOM controller 1 in BOM mode



#### T1/J1 RegistersReceive Signaling Status Register

#### **Receive Signaling Status Register**

SIS relates to the last received HDLC or BOM frame; it is copied into RFIFO when end-of-frame is recognized (last byte of each stored frame).

RSIS_T Receive Signaling Status Register			Offset xx65 <sub>H</sub>			Reset Valu xx		
7	6	5	4	3	2	1	0	
VFR	RDO	CRC16	RAB	н	Α	HFR	LA	
r	r	r	r		r	r	r	

Field	Bits	Туре	Description
VFR	7	r	<ul> <li>Valid Frame - HDLC Channel 1 Determines whether a valid frame has been received. An invalid frame is either a frame which is not an integer number of 8 bits (nx8 bits) in length (e.g. 25 bits), or a frame which is too short taking into account the operation mode selected by MODE (MDS(2:0)) and the selection of receive CRC on/off (CCR2.RCRC) as follows: <ul> <li>MDS(2:0) = '011<sub>b</sub>' (16 bit Address), RCRC = '0': 4 bytes; RCRC = 1: 3 or 4 bytes</li> <li>MDS(2:0) = 010<sub>b</sub>' (8 bit Address), RCRC = '0': 3 bytes; RCRC = 1: 2 or 3 bytes</li> </ul> </li> </ul>
RDO	6	r	1 <sub>B</sub> , Valid         0 <sub>B</sub> , Invalid         Receive Data Overflow - HDLC Channel 1         A data overflow has occurred during reception of the frame.Additionally,
CRC16	5	r	an interrupt can be generated (refer to ISR1.RDO/IMR1.RDO). CRC16 Compare/Check - HDLC Channel 1
			<ul> <li>0<sub>B</sub> , CRC check failed; received frame contains errors.</li> <li>1<sub>B</sub> , CRC check o.k.; received frame is error-free.</li> </ul>
RAB	4	r	<b>Receive Message Aborted - HDLC Channel 1</b> The received frame was aborted from the transmitting station. According to the HDLC protocol, this frame must be discarded by the receiver station. This bit is set in SS7 mode, if the maximum number of octets (272+7) is exceeded.



# T1/J1 RegistersReceive Signaling Status Register

Field	Bits	Туре	Description
HA	3:2	r	<ul> <li>High Byte Address Compare - HDLC Channel 1</li> <li>Significant only if 2-byte address mode or SS7 mode has been selected. In operating modes which provide high byte address recognition, the OctalFALCTM compares the high byte of a 2-byte address with the contents of two individually programmable registers (RAH1, RAH2) and the fixed values 'FE<sub>H</sub>' and 'FC<sub>H</sub>' (broadcast address).</li> <li>CASE A</li> <li>Depending on the result of this comparison, the following bit combinations are possible (SS7 support not active):</li> <li>Note: If RAH1, RAH2 contain identical values, a match is indicated by "10" or "11".</li> </ul>
			$00_B$ , RAH2 has been recognized $01_B$ , Broadcast address has been recognized $10_B$ , RAH1 has been recognized C/R = '0' (bit 1) $11_B$ , RAH1 has been recognized C/R = '1' (bit 1) <b>High Byte Address Compare - HDLC Channel 1</b> If Signaling System 7 support is activated (see MODE register), the bit functions are defined as follows: $00_B$ , not valid $01_B$ , Fill In signaling unit (FISU) detected $10_B$ , Link status signaling unit (LSSU) detected $11_B$ , Message signaling unit (MSU) detected
HFR	1	r	<ul> <li>HDLC Frame Format - HDLC Channel 1</li> <li>Note: Bits RSIS.(7:2) and RSIS.0 are not valid with a BOM frame. This means, if HFR = 0, all other bits of RSIS have to be ignored. Not valid in SS7 mode. Bit HFR has to be ignored, if SS7 mode is selected.</li> <li>0<sub>R</sub> , A BOM frame was received.</li> </ul>
LA	0	r	<ul> <li>1<sub>B</sub> , A HDLC frame was received.</li> <li>Low Byte Address Compare - HDLC Channel 1 Significant in HDLC modes only. The low byte address of a 2-byte address field, or the single address byte of a 1-byte address field is compared to two registers. (RAL1, RAL2).</li> <li>Note: Not valid in SS7 mode. Bit LA has to be ignored, if SS7 mode is selected.</li> <li>0<sub>B</sub> , RAL2 has been recognized</li> <li>1<sub>B</sub> , RAL1 has been recognized</li> </ul>



#### T1/J1 RegistersReceive Byte Count Low - HDLC Channel 1

#### **Receive Byte Count Low - HDLC Channel 1**

Together with RBCH, bits RBC(11:8), indicates the length of a received frame (1 to 4095 bytes). Bits RBC(4:0) indicate the number of valid bytes currently in RFIFO. These registers must be read by the external micro controller following a RME interrupt.

RBCL_T Receive Byte	e Count Low -	HDLC Chann		ffset x66 <sub>H</sub>			Reset Value xx <sub>H</sub>	
7	6	5	4	3	2	1	0	
	RBC							
	1			r	<u> </u>			

Field	Bits	Туре	Description
RBC	7:0	r	Receive Frame Length Lower Bytes



# T1/J1 RegistersReceived Byte Count High - HDLC Channel 1

# **Received Byte Count High - HDLC Channel 1**

RBCH_T Received By	te Count High	ı - HDLC Char		ffset ¢67 <sub>H</sub>			Reset Value 000xxxxx <sub>H</sub>
7	6	5	4	3	2	1	0
	Res	1	ov	RBC11	RBC10	RBC9	RBC8
			r	r	r	r	r

Field	Bits	Туре	Description		
OV	4	r	Counter Overflow - HDLC Channel 1 More than 4095 bytes received.		
RBC11	3	r	Receive Byte Count - HDLC Channel 1 (most significant bits)		
RBC10	2		Together with RBCL (bits RBC70) indicates the length of the received		
RBC9	1		frame.		
RBC8	0				



#### Interrupt Status Register 0

All bits are reset when ISR0 is read. If bit GCR.VIS is set, interrupt statuses in ISR0 are flagged although they are masked by register IMR0. However, these masked interrupt statuses neither generate a signal on INT (or INT1, INT2), nor are visible in register GIS. See **Chapter 3.4.4**.

ISR0_T Interrupt Status Register 0			Offset xx68 <sub>H</sub>			Reset Valu 00		
 7	6	5	4	3	2	1	0	
RME	RFS_BIV	ISF	RMB	RSC	CRC6	PDEN	RPF	
 r	r	r	r	r	r	r	r	

Field	Bits	Туре	Description
RME	7	r	Receive Message End - HDLC Channel 1 One complete message of length less than 32 bytes, or the last part of a frame at least 32 bytes long is stored in the receive FIFO, including the status byte. The complete message length can be determined reading the RBCH, RBCL registers, the number of bytes currently stored in RFIFO is given by RBC(4:0). Additional information is available in the RSIS register.
RFS_BIV       6       r       Receive Frame Start - HDLC Channel 1         This is an early receiver interrupt activated after has been detected, i.e. after an address match providing address recognition), or after the ope mode 0) is detected, delayed by two bytes. After contents of RAL1and RSIS.3-1 are valid and camicro controller.         BOM Frame Invalid - HDLC Channel 1         Only valid if CCR2.RBFE is set.When the BOM BOM status (detecting 7 out of 10 equal BOM from the BOM status from the B			This is an early receiver interrupt activated after the start of a valid frame has been detected, i.e. after an address match (in operation modes providing address recognition), or after the opening flag (transparent mode 0) is detected, delayed by two bytes. After a RFS interrupt, the contents of RAL1and RSIS.3-1 are valid and can be read by the external micro controller.
ISF	5	r	Incorrect Sync Format - HDLC Channel 1 The OctalFALCTM did not detect eight consecutive ones within 32 bits in BOM mode. Only valid if BOM receiver has been activated.
RMB	4	r	Receive Multiframe BeginThis bit is set with the beginning of a received multiframe of the receiveline timing.
RSC	3	r	Received Signaling Information Changed This interrupt bit is set during each multiframe in which signaling information on at least one channel changes its value from the previous multiframe. This interrupt only occurs in the synchronous state. The registers RS(12:1) should be read within the next 3 ms otherwise the contents is lost.



Field	Bits	Туре	Description
CRC6	2	r	Receive CRC6 Error
			$0_{\rm B}$ , No CRC6 error occurs. $1_{\rm B}$ , The CRC6 check of the last received multiframe failed.
PDEN	1	r	Pulse-Density ViolationThe pulse-density violation of the received data stream defined by ANSIT1. 403 is violated. More than 14 consecutive zeros or less than N onesin each and every time window of 8x(N+1) data bits (N = 23) are detected.If GCR.SCI is set high this interrupt status bit is activated with everychange of state of FRS1.PDEN.
RPF	0	r	Receive Pool Full - HDLC Channel 1 32 bytes of a frame have arrived in the receive FIFO. The frame is not yet received completely.



#### Interrupt Status Register 1

All bits are reset when ISR1 is read. If bit GCR.VIS is set, interrupt statuses in ISR1 are flagged although they are masked by register IMR1. However, these masked interrupt statuses neither generate a signal on INT (or INT1, INT2), nor are visible in register GIS. See **Chapter 3.4.4**.

ISR1_T Interrupt Stat	us Register 1			fset 69 <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
CASE	RDO	ALLS	XDU	ХМВ	SUEX	XLSC	XPR
r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
CASE	7	r	Transmit CAS Register Empty In ESF format this bit is set with the beginning of a transmitted multiframe related to the internal transmitter timing. In F12 and F72 format this interrupt occurs every 24 frames to inform the user that new bit robbing data may be written to the XS(12:1) registers. This interrupt is generated only if the serial signaling access on the system highway is not enabled.
RDO	6	r	Receive Data Overflow - HDLC Channel 1This interrupt status indicates that the external micro controller did not respond fast enough to an RPF or RME interrupt and that data in RFIFO has been lost. Even when this interrupt status is generated, the frame continues to be received when space in the RFIFO is available again.Note: Whereas the bit RSIS.RDO in the frame status byte indicates whether an overflow occurred when receiving the frame currently accessed in the RFIFO, the ISR1.RDO interrupt status is generated as soon as an overflow occurs and does not necessarily pertain to the frame currently accessed by the processor.
ALLS	5	r	All Sent - HDLC Channel 1 This bit is set if the last bit of the current frame has been sent completely and XFIFO is empty. This bit is valid in HDLC mode only.
XDU	4	r	Transmit Data Underrun - HDLC Channel 1         Transmitted frame was terminated with an abort sequence because no data was available for transmission in XFIFO and no XME was issued.         Note: Transmitter and XFIFO are reset and deactivated if this condition occurs. They are reactivated not before this interrupt status register has been read. Thus, XDU should not be masked by register IMR1. Additionally, CMDR.SRES must be set after XDU occurs to reset the transmit signaling controller.
ХМВ	3	r	Transmit Multiframe Begin           This bit is set with the beginning of a transmitted multiframe related to the internal transmit line interface timing.



Field	Bits	Туре	Description
SUEX	2	r	<b>Signaling Unit Error Threshold Exceeded - HDLC Channel 1</b> Masks the indication by interrupt that the selected error threshold for SS7 signaling units has been exceeded.
			Note: SUEX is only valid, if SS7 mode is selected. If SUEX is caused by an aborted/invalid frame, the interrupt will be issued regularly until a valid frame is received (e.g. a FISU).
			$0_B$ , Signaling unit error count below selected threshold $1_B$ , Signaling unit error count exceeded selected threshold
XLSC	1	r	<b>Transmit Line Status Change</b> XLSC is set with the rising edge of the bit FRS1.XLO or with any change of bit FRS1.XLS. The actual status of the transmit line monitor can be read from the FRS1.XLS and FRS1.XLO.
XPR	0	r	<b>Transmit Pool Ready - HDLC Channel 1</b> A data block of up to 32 bytes can be written to the transmit FIFO. XPR enables the fastest access to XFIFO. It has to be used for transmission of long frames, back-to-back frames or frames with shared flags.



#### **Interrupt Status Register 2**

All bits are reset when ISR2 is read. If bit GCR.VIS is set, interrupt statuses in ISR2 are flagged although they are masked by register IMR2. However, these masked interrupt statuses neither generate a signal on INT (or INT1, INT2), nor are visible in register GIS. See **Chapter 3.4.4**.

ISR2_T Interrupt Status Register 2				Offset xx6A <sub>H</sub>				Reset Value 00 <sub>H</sub>	
	7	6	5	4	3	2	1	0	
	FAR	LFA	MFAR	LMFA	AIS	LOS	RAR	RA	
	r	r	r	r	r	r	r	r	

Field	Bits	Туре	Description				
FAR	7	r	<b>Frame Alignment Recovery</b> The framer has reached synchronization. Set with the falling edge of bit FRS0.LFA. It is set also after alarm simulation is finished and the receiver is still synchronous.				
LFA	6	r	<b>Loss of Frame Alignment</b> The framer has lost synchronization and bit FRS0.LFA is set. It is set during alarm simulation.				
MFAR	5	r	<b>Multiframe Alignment Recovery</b> Set when the framer has reached multiframe alignment in F12 or F7 format. With the negative transition of bit FRS0.LMFA this bit is set. set during alarm simulation.				
LMFA	4	r	<b>Loss of Multiframe Alignment</b> Set when the framer has lost the multiframe alignment in F12 or F72 format. With the positive transition of bit FRS0.LMFA this bit is set. It is set during alarm simulation.				
AIS	3	r	Alarm Indication Signal (Blue Alarm) This bit is set when an alarm indication signal is detected and bit FRS0.AIS is set. If GCR.SCI is set high this interrupt status bit is activated with every change of state of FRS0.AIS.It is set during alarm simulation.				
LOS	2	r	Loss-of-Signal (Red Alarm) This bit is set when a loss-of-signal alarm is detected in the received data stream and FRS0.LOS is set. If GCR.SCI is set high this interrupt status bit is activated with every change of state of FRS0.LOS. It is set during alarm simulation.				
RAR	1	r	Remote Alarm Recovery Set if a remote alarm (yellow alarm) is cleared and bit FRS0.RRA is reset. It is set also after alarm simulation is finished and no remote alarm is detected.				
RA	0	r	<b>Remote Alarm</b> A remote alarm (yellow alarm) is detected. Set with the rising edge of FRS0.RRA. It is set during alarm simulation.				



#### **Interrupt Status Register 3**

All bits are reset when ISR3 is read. If bit GCR.VIS is set, interrupt status bits in ISR3 are flagged although they are masked by register IMR3. However, these masked interrupt statuses neither generate a signal on INT (or INT1, INT2), nor are visible in register GIS. See **Chapter 3.4.4**.

ISR3_T Interrupt Stat	tus Register 3	3		fset 6B <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	6	5	4	3	2	1	0
ES	SEC	R	es	LLBSC	LTC	RSN	RSP
r	r			r	rsc	r	r

Field	Bits	Туре	Description			
ES	7	r	<ul> <li>Errored Second</li> <li>This bit is set if at least one enabled interrupt source by ESM is set during the time interval of one second. Interrupt sources of ESM register:</li> <li>LFA = Loss of frame alignment detected</li> <li>FER = Framing error received</li> <li>CER = CRC error received</li> <li>AIS = Alarm indication signal (blue alarm)</li> <li>LOS = Loss-of-signal (red alarm)</li> <li>CVE = Code violation detected</li> <li>SLIP = Transmit slip or receive slip positive/negative detected</li> </ul>			
SEC	6	r	Second Timer The internal one-second timer has expired. The timer is derived from clock RCLK.			
LLBSC	3	r	<ul> <li>clock RCLK.</li> <li>Line Loop-Back Status Change/PRBS Status Change</li> <li>Depending on bit LCR1.EPRM the source of this interrupt status</li> <li>changed:LCR1.EPRM = '0': This bit is set, if the LLB activate signal on</li> <li>the LLB deactivate signal is detected over a period of 33,16 ms with a bit error rate less than 10<sup>-2</sup>. The LLBSC bit is also set, if the current detection</li> <li>status is left, i.e., if the bit error rate exceeds 10<sup>-2</sup>. The actual detection</li> <li>status can be read from the FRS1.LLBAD and FRS1.LLBDD,</li> <li>respectively.</li> <li>PRBS Status ChangeLCR1.EPRM = '1': With any change of state of the</li> <li>PRBS synchronizer this bit is set. The current status of the PRBS</li> <li>synchronizer is indicated in FRS1.LLBAD.</li> </ul>			
LTC	2	rsc	Loss of Transmit Clock Transmit clock TCLK has been lost. Transmit clock switching is performed if CMR6.ATCS = '1', see Chapter 3.7.3. Note: The actual status of TCLK is shown in the status bit			
RSN	1	r	CLKSTAT.TCLKLOS, see CLKSTAT_T. Receive Slip Negative The frequency of the receive route clock is greater than the frequency of the receive system interface working clock based on 1.544 MHz. A frame is skipped. It is set during alarm simulation. See Chapter 5.1.7			



Field	Bits	Туре	Description
RSP	0	r	Receive Slip Positive
			The frequency of the receive route clock is less than the frequency of the receive system interface working clock based on 1.544 MHz. A frame is repeated. It is set during alarm simulation. See <b>Chapter 5.1.7</b> .



#### **Interrupt Status Register 4**

All bits are reset when ISR4 is read. If bit GCR.VIS is set, interrupt status bits in ISR4 are flagged although they are masked by register IMR4. However, these masked interrupt statuses neither generate a signal on INT (or INT1, INT2), nor are visible in register GIS. See **Chapter 3.4.4**.

ISR4_T Interrupt	Status Reg	gister 4		Offset xx6C <sub>H</sub>			Reset Value 00 <sub>H</sub>		
7	6	6	5	4	3	2	1	0	
XSP	XS	SN	RME2	RFS2	RDO2	ALLS2	XDU2	RPF2	
r		r	r	r	r	r	r	r	

Field	Bits	Туре	Description
XSP	7	r	<b>Transmit Slip Positive</b> The frequency of the transmit clock is less than the frequency of the transmit system interface working clock based on 1.544 MHz. A frame is repeated. After a slip has performed writing of register XC1 is not necessary.
XSN	6	r	<b>Transmit Slip Negative</b> The frequency of the transmit clock is greater than the frequency of the transmit system interface working clock based on 1.544 MHz. A frame is skipped. After a slip has performed writing of register XC1 is not necessary.
RME2	5	r	<b>Receive Message End - HDLC Channel 2</b> One complete message of length less than 32 bytes, or the last part of a frame at least 32 bytes long is stored in the receive FIFO2, including the status byte. The complete message length can be determined reading register RBC2, the number of bytes currently stored in RFIFO2 is given by RBC2(6:0). Additional information is available in register RSIS2.
RFS2	4	r	<ul> <li>Receive Frame Start - HDLC Channel 2</li> <li>This is an early receiver interrupt activated after the start of a valid frame has been detected, i.e. after an address match (in operation modes providing address recognition), or after the opening flag (transparent mode 0) is detected, delayed by two bytes. After an RFS2 interrupt, the contents of <ul> <li>RAL1</li> <li>RSIS2 bits 3 to 1</li> </ul> </li> <li>Are valid and can be read by the external micro controller.</li> </ul>



Field	Bits	Туре	Description		
RDO2	3	r	Receive Data Overflow - HDLC Channel 2This interrupt status indicates that the external micro controller did notrespond fast enough to an RPF2 or RME2 interrupt and that data inRFIFO2 has been lost. Even when this interrupt status is generated, theframe continues to be received when space in the RFIFO2 is availableagain.Note: Whereas the bit RSIS2.RDO2 in the frame status byte indicateswhether an overflow occurred when receiving the frame currentlyaccessed in the RFIFO2, the ISR4.RDO2 interrupt status isgenerated as soon as an overflow occurs and does not necessarilypertain to the frame currently accessed by the processor.		
ALLS2	2	r	All Sent - HDLC Channel 2 This bit is set if the last bit of the current frame has been sent completely and XFIFO2 is empty. This bit is valid in HDLC mode only.		
XDU2	1	r	Transmit Data Underrun - HDLC Channel 2         Transmitted frame was terminated with an abort sequence because no data was available for transmission in XFIFO2 and no XME2 was issued Note: Transmitter and XFIFO2 are reset and deactivated if this condition occurs. They are reactivated not before this interrupt status register has been read. Thus, XDU2 should not be masked via register IMR4. Additionally, CMDR3.SRES2 must be set after XDU occurs		
RPF2	0	r	to reset the transmit signaling controller.         Receive Pool Full - HDLC Channel 2         32 bytes of a frame have arrived in the receive FIFO2. The frame is not yet completely received.		



#### **Interrupt Status Register 5**

All bits are reset when ISR5 is read. If bit GCR.VIS is set, interrupt status bits in ISR5 are flagged although they are masked via register IMR5. However, these masked interrupt statuses neither generate a signal on INT (or INT1, INT2), nor are visible in register GIS. See **Chapter 3.4.4**.

ISR5_T Interrupt Status Register 5			Offset xx6D <sub>H</sub>				Reset Value 00 <sub>H</sub>	
ſ	7	6	5	4	3	2	1	0
	XPR2	XPR3	RME3	RFS3	RDO3	ALLS3	XDU3	RPF3
	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
XPR2	7	r	<b>Transmit Pool Ready - HDLC Channel 2</b> A data block of up to 32 bytes can be written to the transmit FIFO2. XPR2 enables the fastest access to XFIFO2. It has to be used for transmission of long frames, back-to-back frames or frames with shared flags.
XPR3	6	r	<b>Transmit Pool Ready - HDLC Channel 3</b> A data block of up to 32 bytes can be written to the transmit FIFO3. XPR3 enables the fastest access to XFIFO3. It has to be used for transmission of long frames, back-to-back frames or frames with shared flags.
RME3	5	r	<b>Receive Message End - HDLC Channel 3</b> One complete message of length less than 32 bytes, or the last part of a frame at least 32 bytes long is stored in the receive FIFO3, including the status byte. The complete message length can be determined reading register RBC3, the number of bytes currently stored in RFIFO3 is given by RBC3(6:0). Additional information is available in register RSIS3.
RFS3	4	r	<ul> <li>Receive Frame Start - HDLC Channel 3</li> <li>This is an early receiver interrupt activated after the start of a valid frame has been detected, i.e. after an address match (in operation modes providing address recognition), or after the opening flag (transparent mode 0) is detected, delayed by two bytes. After an RFS2 interrupt, the contents of <ul> <li>RAL1</li> <li>RSIS3 bits 3 to 1</li> </ul> </li> <li>Are valid and can be read by the external micro controller.</li> </ul>



Field	Bits	Туре	Description
RDO3	3	r	<b>Receive Data Overflow - HDLC Channel 3</b> This interrupt status indicates that the external micro controller did not respond fast enough to an RPF3 or RME3 interrupt and that data in RFIFO3 has been lost. Even when this interrupt status is generated, the frame continues to be received when space in the RFIFO3 is available again.
			Note: Whereas the bit RSIS3.RDO3 in the frame status byte indicates whether an overflow occurred when receiving the frame currently accessed in the RFIFO3, the ISR5.RDO3 interrupt status is generated as soon as an overflow occurs and does not necessarily pertain to the frame currently accessed by the processor.
ALLS3	2	r	All Sent - HDLC Channel 3 This bit is set if the last bit of the current frame has been sent completely and XFIFO3 is empty. This bit is valid in HDLC mode only.
XDU3	1	r	<b>Transmit Data Underrun - HDLC Channel 3</b> Transmitted frame was terminated with an abort sequence because no data was available for transmission in XFIFO3 and no XME3 was issued.
			Note: Transmitter and XFIFO3 are reset and deactivated if this condition occurs. They are reactivated not before this interrupt status register has been read. Thus, XDU3 should not be masked via register IMR5. Additionally, CMDR4.SRES3 must be set after XDU occurs to reset the transmit signaling controller.
RPF3	0	r	<b>Receive Pool Full - HDLC Channel 3</b> 32 bytes of a frame have arrived in the receive FIFO3. The frame is not yet completely received.



#### **Global Interrupt Status Register**

This status register points to pending interrupts sourced by ISR(7:0). See Chapter 3.4.4.

GIS_T Global Interrupt Status Register				fset 6E <sub>H</sub>		Reset Valu 00		
F	7	6	5	4	3	2	1	0
	ISR7	ISR6	ISR5	ISR4	ISR3	ISR2	ISR1	ISR0
-	rsc	rsc	rsc	rsc	rsc	rsc	rsc	rsc

Field	Bits	Туре	Description
ISR7	7	rsc	Interrupt Status Register 7Pointer
			$0_{\rm B}$ , no interrupt is pending in ISR7. $1_{\rm B}$ , at least one interrupt is pending in ISR7.
ISR6	6	rsc	Interrupt Status Register 6 Pointer
			$0_B$ , no interrupt is pending in ISR6. $1_B$ , at least one interrupt is pending in ISR6.
ISR5	5	rsc	Interrupt Status Register 5 Pointer
			$0_B$ , no interrupt is pending in ISR5. $1_B$ , at least one interrupt is pending in ISR5.
ISR4	4	rsc	Interrupt Status Register 4 Pointer
			$0_B$ , no interrupt is pending in ISR4. $1_B$ , at least one interrupt is pending in ISR4.
ISR3	3	rsc	Interrupt Status Register 3 Pointer
			$0_B$ , no interrupt is pending in ISR3. $1_B$ , at least one interrupt is pending in ISR3.
ISR2	2	rsc	Interrupt Status Register 2 Pointer
			$0_B$ , no interrupt is pending in ISR2. $1_B$ , at least one interrupt is pending in ISR2.
ISR1	1	rsc	Interrupt Status Register 1 Pointer
			$0_B$ , no interrupt is pending in ISR1. $1_B$ , at least one interrupt is pending in ISR1.
ISR0	0	rsc	Interrupt Status Register 0 Pointer
			$0_B$ , no interrupt is pending in ISR0. $1_B$ , at least one interrupt is pending in ISR0.



#### **Channel Interrupt Status Register**

This status register points to pending interrupts sourced by channels 1 to 8. See Chapter 3.4.4

CIS_T Channel Interrupt Status Register				fset 6F <sub>H</sub>		Reset Val 0		
7	6	5	4	3	2	1	0	
GIS8_PL LLS	GIS7	GIS6	GIS5	GIS4	GIS3	GIS2	GIS1	
rsc	rsc	rsc	rsc	rsc	rsc	rsc	rsc	

Field	Bits	Туре	Description
GIS8_PLLLS	7	rsc	GIS 8: Global Interrupt Status of Channel 8
			Note: Different function of this bit: PLLLS if COMP = ´1´; GIS 8 if COMP = ´0´ , see <b>Figure 17</b> and <b>Figure 18</b> .
			<ul> <li>0<sub>B</sub> , no interrupt is pending on channel 8.</li> <li>1<sub>B</sub> , at least one interrupt is pending on channel 8, read GIS of channel 8 for more information.</li> <li>PLLLS: PLL Lock Status</li> <li>This bit shows the lock status of the internal PLL.</li> </ul>
			Note: PLLLS only if COMP = '1'. PLLLS (for COMP = '1') has the same value as PLLLS in register GIS2 (which is used for COMP = '0'). For both pseudo QuadFALCs (if COMP = '1') PLLLS has the same value.
			0 <sub>B</sub> , PLL is unlocked. 1 <sub>B</sub> , PLL is locked.
GIS7	6	rsc	Global Interrupt Status of Channel 7
			Note: Only if COMP = ´0´, see <b>Figure 18</b> .
			<ul> <li>0<sub>B</sub> , no interrupt is pending on channel 7.</li> <li>1<sub>B</sub> , at least one interrupt is pending on channel 7, read GIS of channel 7 for more information.</li> </ul>
GIS6	5	rsc	Global Interrupt Status of Channel 6
			Note: Only if COMP = '0', see Figure 18. $0_B$ , no interrupt is pending on channel 6. $1_B$ , at least one interrupt is pending on channel 6, read GIS of channel 6 for more information.



Field	Bits	Туре	Description
GIS5	4	rsc	Global Interrupt Status of Channel 5
			Note: Only if COMP = ´0´, see <b>Figure 18</b> .
			<ul> <li>0<sub>B</sub> , no interrupt is pending on channel 5.</li> <li>1<sub>B</sub> , at least one interrupt is pending on channel 5, read GIS of channel 5 for more information.</li> </ul>
GIS4	3	rsc	Global Interrupt Status of Channel 4
			<ul> <li>0<sub>B</sub> , no interrupt is pending on channel 4.</li> <li>1<sub>B</sub> , at least one interrupt is pending on channel 4, read GIS of channel 4 for more information.</li> </ul>
GIS3	2	rsc	Global Interrupt Status of Channel 3
			<ul> <li>0<sub>B</sub> , no interrupt is pending on channel 3.</li> <li>1<sub>B</sub> , at least one interrupt is pending on channel 3, read GIS of channel 3 for more information.</li> </ul>
GIS2	1	rsc	Global Interrupt Status of Channel 2
			<ul> <li>0<sub>B</sub> , no interrupt is pending on channel 2.</li> <li>1<sub>B</sub> , at least one interrupt is pending on channel 2, read GIS of channel 2 for more information.</li> </ul>
GIS1	0	rsc	Global Interrupt Status of Channel 1
			<ul> <li>0<sub>B</sub> , no interrupt is pending on channel 1.</li> <li>1<sub>B</sub> , at least one interrupt is pending on channel 1, read GIS of channel 1 for more information.</li> </ul>



#### T1/J1 RegistersReceive Signaling Register 1

#### **Receive Signaling Register 1**

Each register contains the received bit robbing information for 8 DS0 channels. The received robbed bit signaling information of a complete ESF multiframe is compared to the previously received one. In F12/72 frame format the received signaling information of every 24 frames is compared to the previously received 24 frames. If the contents changed a Receive Signaling Changed interrupt ISR0.RSC is generated and informs the user that a new multiframe has to be read within the next 3 ms. Received data is stored in RS(12:1) registers. The RS1.7 is received in channel 1 frame 1 and RS12.0 in channel 24 frame 24 (ESF). See also Chapter 5.3.3.

If requests for reading the RS(12:1) registers are ignored, received data might get lost.

Additionally a receive signaling data change pointer indicates an update of register RS(12:1). Refer also to register RSP(2:1).

Access to RS(12:1) registers is only valid if the serial receive signaling access on the system highway is disabled, see **Chapter 5.3.3.1**.

RS1_T Receive Signaling Register 1			Offset xx70 <sub>H</sub>			Reset Value xx <sub>H</sub>		
ſ	7	6	5	4	3	2	1	0
	A1	B1	C1_A2	D1_B2	A2_A3	B2_B3	C2_A4	D2_B4
	r		r	r	r	r	r	r

Field	Bits	Туре	Description	-
A1	7	r	CAS Bits	
B1	6			
C1_A2	5			
D1_B2	4			
A2_A3	3			
B2_B3	2			
C2_A4	1			
D2_B4	0			

#### **Similar Registers**

Registers RS2 to RS12 have the same description.

The Offset Addresses are listed in RSn Overview, for bit names refer to Receive Signaling Registers (T1/J1)

#### Table 135 RSn Overview

Register Short Name	Register Long Name	Offset Address	Page Number
RS2	Receive Signaling Register 2	71 <sub>H</sub>	
RS3	Receive Signaling Register 3	72 <sub>H</sub>	
RS4	Receive Signaling Register 4	73 <sub>H</sub>	
RS5	Receive Signaling Register 5	74 <sub>H</sub>	
RS6	Receive Signaling Register 6	75 <sub>H</sub>	
RS7	Receive Signaling Register 7	76 <sub>H</sub>	
RS8	Receive Signaling Register 8	77 <sub>H</sub>	



# T1/J1 RegistersSimilar Registers

# Table 135RSn Overview (cont'd)

Register Short Name	Register Long Name	Offset Address	Page Number
RS9	Receive Signaling Register 9	78 <sub>H</sub>	
RS10	Receive Signaling Register 10	79 <sub>H</sub>	
RS11	Receive Signaling Register 11	7A <sub>H</sub>	
RS12	Receive Signaling Register 12	7B <sub>H</sub>	

# Table 136 Receive Signaling Registers (T1/J1)

	7							0
RS1	A1	B1	C1/A2	D1/B2	A2/A3	B2/B3	C2/A4	D2/B4
RS2	A3/A5	B3/B5	C3/A6	D3/B6	A4/A7	B4/B7	C4/A8	D4/B8
RS3	A5/A9	B5/B9	C5/A10	D5/B10	A6/A11	B6/B11	C6/A12	D6/B12
RS4	A7/A13	B7/B13	C7/A14	D7/B14	A8/A15	B8/B15	C8/A16	D8/B16
RS5	A9/A17	B9/B17	C9/A18	D9/B18	A10/A19	B10/B19	C10/A20	D10/B20
RS6	A11/A21	B11/B21	C11/A22	D11/B22	A12/A23	B12/B23	C12/A24	D12/B24
RS7	A13/A1	B13/B1	C13/A2	D13/B2	A14/A3	B14/B3	C14/A4	D14/B4
RS8	A15/A5	B15/B5	C15/A6	D15/B6	A16/A7	B16/B7	C16/A8	D16/B8
RS9	A17/A9	B17/B9	C17/A10	D17/B10	A18/A11	B18/B11	C18/A12	D18/B12
RS10	A19/A13	B19/B13	C19/A14	D19/B14	A20/A15	B20/B15	C20/A16	D20/B16
RS11	A21/A17	B21/B17	C21/A18	D21/B18	A22/A19	B22/B19	C22/A20	D22/B20
RS12	A23/A21	B23/B21	C23/A22	D23/B22	A24/A23	B24/B23	C24/A24	D24/B24



# T1/J1 RegistersReceive Byte Count Register 2

# **Receive Byte Count Register 2**

RBC2_T Receive Byte	e Count Regis	ter 2		fset 90 <sub>H</sub>	Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0
OV2		1	1	RBC2	1 1		
r			1	r	· · · · · · · · · · · · · · · · · · ·		<u>.</u>

Field	Bits	Туре	Description	
OV2	7	r	Counter Overflow - HDLC Channel 2	
			$0_{\rm B}$ , Less than or equal to 128 bytes received $1_{\rm B}$ , More than 128 bytes received	
RBC2	6:0	r	Receive Byte Count - HDLC Channel 2 Indicates the length of a received frame.	



# T1/J1 RegistersReceive Byte Count Register 3

# **Receive Byte Count Register 3**

RBC3_T Receive Byte Count Register 3				fset 91 <sub>H</sub>	Reset Value 00 <sub>H</sub>		
7	6	5	4	3	2	1	0
OV3		1	1	RBC3	1		1
r				r			

Field	Bits	Туре	Description	
OV3	7	r	Counter Overflow - HDLC Channel 3	
			$0_{\rm B}$ , Less than or equal to 128 bytes received $1_{\rm B}$ , More than 128 bytes received	
RBC3	6:0	r	Receive Byte Count - HDLC Channel 3 Indicates the length of a received frame.	



### T1/J1 RegistersSignaling Status Register 3

### Signaling Status Register 3

SIS3_T Signaling Status Register 3				Offset xx9A <sub>H</sub>			Reset Value 00 <sub>H</sub>		
	7	6	5	4	3	2	1	0	
	XDOV3	XFW3	XREP3	Res	RLI3	CEC3	R	les	
_	r	r	r	•	r	r			

Field	Bits	Туре	Description
XDOV3	7	r	<b>Transmit Data Overflow - HDLC Channel 3</b> More than 32 bytes (if CCR4.RFT23 = '0') or 64 bytes (if CCR4.RFT23 = '1')have been written to the XFIFO3.This bit is cleared either
			<ul> <li>By a transmitter reset command XRES or</li> <li>When all bytes in the accessible half of the XFIFO3 have been moved in the inaccessible half (shadow register).</li> <li>0<sub>B</sub> , normal FIFO operation.</li> <li>1<sub>B</sub> , number of bytes written to the FIFO exceeds the FIFO size.</li> </ul>
XFW3	6	r	Transmit FIFO Write Enable - HDLC Channel 3         Data can be written to the XFIFO3.
XREP3	5	r	Transmission Repeat - HDLC Channel 3 Status indication of CMDR3.XREP3.
RLI3	3	r	<b>Receive Line Inactive - HDLC Channel 3</b> Neither flags as interframe time fill nor frames are received via the signaling time slot.
CEC3	2	r	Command Executing - HDLC Channel 3         Note: CEC3 will be active at most 2.5 periods of the current system data rate.
			<ul> <li>0<sub>B</sub> , No command is currently executed, the CMDR4 register can be written to.</li> <li>1<sub>B</sub> , A command (written previously to CMDR4) is currently executed, no further command can be temporarily written in CMDR4 register.</li> </ul>



### T1/J1 RegistersReceive Signaling Status Register 3

#### **Receive Signaling Status Register 3**

RSIS3 relates to the last received HDLC channel 3 frame; it is copied into RFIFO3 when end-of-frame is recognized (last byte of each stored frame).

RSIS3_T Receive Signaling Status Register 3				Offset xx9B <sub>H</sub>			Reset Value 00,		
	7	6	5	4	3	2	1	0	
	VFR3	RDO3	CRC163	RAB3	HA13	HA03	Res	LA3	
	rsc	rsc	rsc	rsc	rsc	rsc		rsc	

Field	Bits	Туре	Description
VFR3	7	rsc	Valid Frame - HDLC Channel 3
			Determines whether a valid frame has been received.
			An invalid frame is either
			• A frame which is not an integer number of 8 bits (nx8 bits) in length (e.g. 25 bits), or
			A frame which is too short taking into account the operation mode
			selected via MODE3 (MDS3(2:0)) and the selection of receive CRC ON/OFF (CCR4.RCRC3) as follows: MDS3(2:0) = $'011_{b}'$ (16-bit
			Address), RCRC3='0': 4 bytes; RCRC3 = '1': 3 or 4 bytes or
			MDS3(2:0) = $(010_{b})$ (8-bit Address), RCRC3 = $(0)$ : 3 bytes;
			RCRC3=1: 2 or 3 bytes
			Note: Shorter frames are not reported.
			0 <sub>B</sub> , Received frame is invalid
			1 <sub>B</sub> , Received frame is valid
RDO3	6	rsc	Receive Data Overflow - HDLC Channel 3
			A data overflow has occurred during reception of the frame.Additionally,
			an interrupt can be generated
			(refer to ISR5.RDO3/IMR5.RDO3).
			0 <sub>B</sub> , normal receive operation.
			1 <sub>B</sub> , data overflow has occurred during reception.
CRC163	5	rsc	CRC16 Compare/Check - HDLC Channel 3
			0 <sub>B</sub> , CRC check failed; received frame contains errors.
			1 <sub>B</sub> , CRC check o.k.; received frame is error-free.
RAB3	4	rsc	Receive Message Aborted - HDLC Channel 3
			This bit is set, if more than 5 contiguous '1'-bits are detected.
			0 <sub>B</sub> , data reception is in progress.
			1 <sub>B</sub> , data reception has been aborted.



### T1/J1 RegistersReceive Signaling Status Register 3

Field	Bits	Туре	Description
HA13	3	rsc	High Byte Address Compare - HDLC Channel 3
HA03	2		Significant only if 2-byte address mode is selected. In operating modes which provide high byte address recognition, the OctalFALCTM compares the high byte of a 2-byte address with the contents of two individually programmable registers (RAH1, RAH2) and the fixed values $FE_{H}$ and $FC_{H}$ (broadcast address). Depending on the result of this comparison, the following bit combinations are possible:
			Note: If RAH1, RAH2 contain identical values, a match is indicated by "10" or "11".
			$00_{B}$ , RAH2 has been recognized $01_{B}$ , Broadcast address has been recognized $10_{B}$ , RAH1 has been recognized C/R = '0' (bit 1) $11_{B}$ , RAH1 has been recognized C/R = '1' (bit 1)
LA3	0 rsc		Low Byte Address Compare - HDLC Channel 3 Significant in HDLC modes only. The low byte address of a 2-byte address field, or the single address byte of a 1-byte address field is compared with two registers. (RAL1, RAL2). $0_B$ , RAL2 has been recognized $1_B$ , RAL1 has been recognized



### T1/J1 RegistersReceive FIFO 2 Lower Byte

### Receive FIFO 2 Lower Byte

RFIFO2L_T Receive FIFO 2 Lower Byte				Offset xx9C <sub>H</sub>			Reset Value xx <sub>H</sub>		
ſ	7	6	5	4	3	2	1	0	
	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	
	r	r	r	r	r	r	r	r	

Field	Bits	Туре	Description
RF7	7	r	Receive FIFO - HDLC Channel 2
RF6	6	r	The function is equivalent to RFIFO1L of HDLC channel 1.
RF5	5	r	
RF4	4	r	
RF3	3	r	
RF2	2	r	
RF1	1	r	
RF0	0	r	



### T1/J1 RegistersReceive FIFO 2 Higher Byte

### **Receive FIFO 2 Higher Byte**

RFIFO2H_T Receive FIFO 2 Higher Byte			Offset xx9D <sub>H</sub>			Reset Value xx <sub>H</sub>		
7	6	5	4	3	2	1	0	
RF15	RF14	RF13	RF12	RF11	RF10	RF9	RF8	
r	r	r	r	r	r	r	r	

Field	Bits	Туре	Description
RF15	7	r	Receive FIFO - HDLC Channel 2
RF14	6	r	The function is equivalent to RFIFO1H of HDLC channel 1.
RF13	5	r	
RF12	4	r	
RF11	3	r	
RF10	2	r	
RF9	1	r	
RF8	0	r	



### T1/J1 RegistersReceive FIFO 3 Lower Byte

### **Receive FIFO 3 Lower Byte**

RFIFO3L_T Receive FIFO 3 Lower Byte			9	Offset xx9E <sub>H</sub>			Reset Value xx <sub>H</sub>		
Г	7	6	5	4	3	2	1	0	
	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	
L	r	r	r	r	r	r	r	r	

Field	Bits	Туре	Description
RF7	7	r	Receive FIFO - HDLC Channel 3
RF6	6	r	The function is equivalent to RFIFO1L of HDLC channel 1.
RF5	5	r	
RF4	4	r	
RF3	3	r	
RF2	2	r	
RF1	1	r	
RF0	0	r	



### T1/J1 RegistersReceive FIFO 3 Higher Byte

### **Receive FIFO 3 Higher Byte**

RFIFO3H_T Receive FIFO 3 Higher Byte			te	Offset xx9F <sub>н</sub>			Reset Value xx <sub>H</sub>		
7	,	6	5	4	3	2	1	0	
RF	15	RF14	RF13	RF12	RF11	RF10	RF9	RF8	
r		r	r	r	r	r	r	r	

Field	Bits	Туре	Description
RF15	7	r	Receive FIFO - HDLC Channel 3
RF14	6	r	The function is equivalent to RFIFO1H of HDLC channel 1.
RF13	5	r	
RF12	4	r	
RF11	3	r	
RF10	2	r	
RF9	1	r	
RF8	0	r	



### T1/J1 RegistersSignaling Status Register 2

### Signaling Status Register 2

SIS2_T Signaling Status Register 2			2	Offset xxA9 <sub>H</sub>			Reset Value 00 <sub>H</sub>		
	7	6	5	4	3	2	1	0	
x	DOV2	XFW2	XREP2	Res	RLI2	CEC2	R	es	
	rsc	rsc	rsc		rsc	rsc			

Field	Bits	Туре	Description
XDOV2	7	rsc	<ul> <li>Transmit Data Overflow - HDLC Channel 2</li> <li>More than 32 bytes (if CCR3.RFT22 = '0') or 64 bytes (if CCR3.RFT22 = '1') have been written to the XFIFO, see Chapter 3.4.3. This bit is cleared either</li> <li>By a transmitter reset command XRES or</li> <li>When all bytes in the accessible half of the XFIFO have been moved in the inaccessible half (shadow register).</li> <li>1<sub>B</sub> , normal FIFO operation.</li> <li>0<sub>B</sub> , number of bytes written to the FIFO exceeds the FIFO size.</li> </ul>
XFW2	6	rsc	Transmit FIFO Write Enable - HDLC Channel 2 $0_B$ , FIFO is not ready, don't write to FIFO. $1_B$ , FIFO is ready to accept data.
XREP2	5	rsc	Transmission Repeat - HDLC Channel 2 $0_B$ , no repeated transmission in progress. $1_B$ , repeated transmission is in progress.
RLI2	3	rsc	Receive Line Inactive - HDLC Channel 2 $0_B$ , HDLC data or interframe time fill are being received. $1_B$ , neither data nor flags as interframe time fill are received.
CEC2	2	rsc	<ul> <li>Command Executing - HDLC Channel 2</li> <li>Note: CEC2 will be high for about 2.5 periods of the system data rate after a command has been written to CMDR3.</li> <li>0<sub>B</sub> , no command is currently executing, CMDR3 can be written.</li> <li>1<sub>B</sub> , a command is in progress, don't write to CMDR3.</li> </ul>



### T1/J1 RegistersReceive Signaling Status Register 2

### **Receive Signaling Status Register 2**

RSIS2_T Receive Signaling Status Register 2				set AA <sub>H</sub>			Reset Value 00 <sub>H</sub>	
r	7	6	5	4	3	2	1	0
	VFR2	RDO2	CRC162	RAB2	H,	A2	Res	LA2
·	rsc	rsc	rsc	rsc	r	SC		rsc

Field	Bits	Туре	Description
VFR2	7	rsc	Valid Frame - HDLC Channel 2         Indicates whether a valid frame has been received. An invalid frame is flagged if         - the frame length is not an integer multiple of 8 bytes         - the frame is too short (the lower limit depends on the selection of MODE2.MDS2 and CCR3.RCRC2).         1 <sub>B</sub> , received frame is invalid.         0 <sub>B</sub> , received frame is valid.
RDO2	6	rsc	Receive Data Overflow - HDLC Channel 2         0 <sub>B</sub> , normal receive operation.         1 <sub>B</sub> , data overflow has occurred during reception.
CRC162	5	rsc	CRC16 Compare/Check - HDLC Channel 2 $0_B$ , CRC error check failed on the received frame. $1_B$ , received frame if free of CRC errors.
RAB2	4	rsc	$\begin{array}{c} \textbf{Receive Message Aborted- HDLC Channel 2} \\ \textbf{Message abortion is declared, if more than five contiguous "1" bits are received. \\ \textbf{0}_{B}  , data reception is in progress. \\ \textbf{1}_{B}  , data reception has been aborted. \end{array}$
HA2	3:2	rsc	<ul> <li>High Byte Address Compare - HDLC Channel 2</li> <li>These bits are used in two-byte addressing mode only. In addressing modes using high byte recognition, the high byte of the received address is compared with two individually programmable registers (RAH1 and RAH2) as well as with the fixed values FEH and FCH (broadcast address).</li> <li>Note: If RAH1 and RAH2 are set to identical values, a match is indicated by either "10" or "11".</li> <li>00<sub>B</sub> , RAH2 has been recognized.</li> <li>01<sub>B</sub> , broadcast address has been recognized.</li> </ul>
			$10_{B}$ , RAH1 has been recognized, C/R = '0'. $11_{B}$ , RAH1 has been recognized, C/R = '1'.



## T1/J1 RegistersReceive Signaling Status Register 2

Field	Bits	Туре	Description
LA2	0	rsc	<ul> <li>Low Byte Address Compare - HDLC Channel 2         This bit is used in HDLC modes only. The low byte address of a two-byte address or a single-byte address are compared with two programmable values (RAL1 and RAL2).         1<sub>B</sub> , received low address byte matches the value programmed to RAL2.         0<sub>B</sub> , received low address byte matches the value programmed to RAL1.     </li> </ul>



#### T1/J1 RegistersMulti Function Port Input Register

#### **Multi Function Port Input Register**

This register always reflects the state of the multi function ports. If used as an input, the according port should be switched to general purpose input mode. If not, the programmed output signal can be monitored through this register. See registers **PC1\_T** to PC4\_T and **Chapter 3.8**.

MFPI_T Multi Function Port Input Register			Offset xxAB <sub>H</sub>				Reset Value xx <sub>H</sub>
7	6	5	4	3	2	1	0
Res	RPC	RPB	RPA	R	es	ХРВ	ХРА
	r	r	r			r	r

Field	Bits	Туре	Description
RPC	6	r	RPC Input Level
			$0_{\rm B}$ , Low level on pin RPC. $1_{\rm B}$ , High level on pin RPC.
RPB	5	r	RPB Input Level
			0 <sub>B</sub> , Low level on pin RPB. 1 <sub>B</sub> , High level on pin RPB.
RPA	4	r	RPA Input Level
			0 <sub>B</sub> , Low level on pin RPA. 1 <sub>B</sub> , High level on pin RPA.
ХРВ	1	r	XPB Input Level
			0 <sub>B</sub> , Low level on pin XPB. 1 <sub>B</sub> , High level on pin XPB.
XPA	0	r	XPA Input Level
			0 <sub>B</sub> , Low level on pin XPA. 1 <sub>B</sub> , High level on pin XPA.



#### T1/J1 RegistersInterrupt Status Register 6

#### **Interrupt Status Register 6**

Note that detection of Out-Band Loop messages (BOM codes) is only possible either on the line side or the system side, dependent on the configuration of the HDLC/BOM controller 1: If the HDLC/BOM controller 1 is attached to the line side (MODE.HDLCI = (0')) only BOM messages on the line side can be detected. If the HDLC/BOM controller 1 is attached to the system side (MODE.HDLCI = (1')) only BOM messages on the system side can be detected. If the HDLC/BOM controller 1 is attached to the system side (MODE.HDLCI = (1')) only BOM messages on the system side can be detected. See Chapter 5.5.7 and Chapter 5.5.8.

A detection of an Out-Band loop message (BOM) "universal loopback deactivate" sets both bits SOLSD and LOLSD, independent if a loop is active (switched) or not.

ISR6_T Interrupt Status Register 6				fset AC <sub>H</sub>			Reset Value 00 <sub>H</sub>
7	G	F	4	2	2	1	0

/	0	5	4	3	Ζ	-	0
SOLSU	SOLSD	LOLSU	LOLSD	SILSU	SILSD	LILSU	LILSD
rsc							

Field	Bits	Туре	Description
SOLSU	7	rsc	System Out-Band Loop Switching Up detected See Chapter 5.5.8. System loop up code (payload loopback activate message) detected and payload loop is switched on if ALS.SOLS is set.
SOLSD	6	rsc	System Out-Band Loop Switching Down detected See Chapter 5.5.8. System loop down code (payload loopback deactivate message) detected and payload loop is switched off if ALS.SOLS is set.
LOLSU	5	rsc	Line Out-Band Loop Switching Up detected See Chapter 5.5.8. Line loop up code (line loopback activate message) detected and line loop is switched on if ALS.LOLS is set.
LOLSD	4	rsc	Line Out-Band Loop Switching Down detected See Chapter 5.5.8. Line loop down code (line loopback deactivate message) detected and line loop is switched off if ALS.LOLS is set.
SILSU	3	rsc	System In-Band Loop Switching Up detected See Chapter 5.5.7. System loop up code detected and payload loop is switched on if ALS.SILS is set.
SILSD	2	rsc	System In-Band Loop Switching Down detected See Chapter 5.5.7. System loop down code detected and payload loop is switched off if ALS.SILS is set.
LILSU	1	rsc	Line In-Band Loop Switching Up Interrupt See Chapter 5.5.7. Line loop up code detected and line loop is switched on if ALS.LILS is set.



### T1/J1 RegistersInterrupt Status Register 6

Field	Bits	Туре	Description
LILSD	0	rsc	Line In-Band Loop Switching Down Interrupt See Chapter 5.5.7. Line loop down code detected and line loop is switched off if ALS.LILS is
			set.



### T1/J1 RegistersGlobal Interrupt Status 2

#### **Global Interrupt Status 2**

GIS2_T Global Interrupt Status 2			Offset 00AD <sub>H</sub>			Reset Value 00		
-	7	6	5	4	3	2	1	0
		1	Res	1	1	PLLIC	PLLLS	PLLLC
-						rsc	r	rsc

Field	Bits	Туре	Description
PLLLS	1	r	PLL Locked Status Information
			Note: PLLLS is only a status bit, not an interrupt status bit, so type is r and not rsc. This bit is valid independent on value of COMP. For COMP = '0' this bit must be used instead of bit 7 of register CIS which has then the function GIS8.
			0 <sub>B</sub> , PLL is unlocked.
			1 <sub>B</sub> , PLL is locked
PLLLC	0	rsc	PLL Locked Status Change
			<ul> <li>0<sub>B</sub> , no change of PLL lock status since last read of this register.</li> <li>1<sub>B</sub> , PLL lock status has changed since last read. Status information is available in bit PLLLS.</li> </ul>



#### T1/J1 RegistersPPR Data 0

#### PPR Data 0

This register contains the first PPR byte of time t0. For a detailed description see chapter "Periodical Performance Report in ESF Format (T1/J1)". See **Chapter 5.3.7**.

PPR0_T PPR Data 0				Off xxl	Reset Value 0x <sub>H</sub>			
ſ	7	6	5	4	3	2	1	0
	G3_T0	LV_T0	G4_T0	U1_T0	U2_T0	G5_T0	SL_TO	G6_T0
	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
G3_T0	7	r	G3_T0 bit
LV_T0	6	r	LV_T0 bit
G4_T0	5	r	G4_T0 bit
U1_T0	4	r	U1_T0 bit
U2_T0	3	r	U2_To bit
G5_T0	2	r	G5_T0 bit
SL_T0	1	r	SL_T0 bit
G6_T0	0	r	G6_T0 bit



#### T1/J1 RegistersPPR Data 1

#### PPR Data 1

G2\_T0

NM\_T0

N1\_T0

2

1

0

r

r

r

G2\_T0 bit

NM\_To bit

N1\_T0 bit

PPR1_T PPR Data 1				fset D2 <sub>H</sub>	Reset Value 0x <sub>H</sub>		
7	6	5	5 4 3 2				0
FE_T0	SE_T0	LB_T	0 G1_T0	R_T0	G2_T0	NM_T0	N1_T0
r	r	r	r	r	r	r	r
Field	Dite	Turne	Description				
Field	Bits	Туре	Description				
FE_T0	7	r	FE_T0 bit				
SE_T0	6	r	SE_T0 bit				
LB_T0	5	r	LB_T0-bit				
G1_T0	4	r	G1_T0 bit				
R_T0	3	r	R_T0 bit				



### T1/J1 RegistersInterrupt Status Register 7

### Interrupt Status Register 7

Masked by register IMR7.

ISR7_T Interrupt Sta	atus Register 7	7		fset D8 <sub>H</sub>		Reset Valu 00		
7	6	5	4	3	2	1	0	
	Res		XCLKSS1	XCLKSS0	Re	S	SEFEI	
			rsc	rsc	·		rsc	

Field	Bits	Туре	Description
XCLKSS1	4	rsc	XCLK Source Switched 1 See Chapter 3.7.3. Shows if an automatically switching of the DCO-X reference between TCLK and SCLK was performed. If automatically switching is not enabled (CMR6.ATCS = '0'), this bit is always '0'. Note that the status of TCLK is shown independent on CMR6.ATC in register CLKSTAT_T.
XCLKSS0	3	rsc	XCLK Source Switched 0 See Chapter 3.7.3. Shows if an automatically switching of the XCLK source between TCLK and DCO-X output was performed. If automatically switching is not enabled (CMR6.ATCS = '0'), this bit is always '0'. Note that the status of TCLK is shown independent on CMR6.ATC in register CLKSTAT_T.
SEFEI	0	rsc	<b>SEF Error Interrupt</b> Shows if a SEF error was detected. See <b>Chapter 5.5.1.1</b> .



### T1/J1 RegistersPRBS Status Register

### PRBS Status Register

See Chapter 5.7.1.

	RBSSTA_T RBS Status				fset DA <sub>H</sub>		Reset Value 0x <sub>H</sub>		
_	7	6	5	4	3	2	1	0	
			Res				PRS		
		1	1	1	1	1	r	1	

Field	Bits	Туре	Description
PRS	2:0	r	PRBS Status Information
			Note: Every change of the bits PRS sets the interrupt bit ISR1.LLBSC if register bit LCR1.EPRM is set. No pattern is also detected in case alarm simulation is performed by the device. Detection of all_zero or all_ones is done over 12, 16, 21 or 24 consecutive bits, dependent on the choosed PRBS polynomial (11, 15, 20 or 23). Because every bit error in the PRBS increments the bit error counter BEC, no special status information like "PRBS detected with errors" is given here.
			$000_B$ , no pattern detected. $001_B$ , reserved. $010_B$ , PRBS pattern detected. $011_B$ , inverted PRBS pattern detected. $100_B$ , reserved. $101_B$ , reserved. $101_B$ , all-zero pattern detected.
			$111_{\rm B}$ , all-ones pattern detected.



### T1/J1 RegistersDevice Status Register

### **Device Status Register**

DSTR_T Device Status Register				Offset 00Е7 <sub>н</sub>				Reset Value 0x <sub>H</sub>
	7	6	5	4	3	2	1	0
		1	R	es	1	1	QFN	СОМР
							r	r

Field	Bits	Туре	Description
QFN	1	r	QuadFALC® Number
			Note: See <b>Figure 96</b> for more detail. This bit is valid only if COMP = $1^{\circ}$ .
			0 <sub>B</sub> , A10/CS2 is low (QuadFALC® #0 has been selected).
			$1_{B}$ , QuadFALC® #1 has been selected.
COMP	0	r	COMP Input Signal Status
			Note: See <b>Figure 96</b> for more detail.
			0 <sub>B</sub> , COMP input signal is low, OctalFALCTM mode is selected.
			1 <sub>B</sub> , COMP input signal is high, QuadFALC® compatibility mode is selected.



## T1/J1 RegistersClock Status Register

### **Clock Status Register**

The bits show the current status of the input clocks TCLK and SCLKX.

CLKSTAT_T Clock Status Register					<sup>i</sup> set FE <sub>H</sub>			Reset Value xx <sub>H</sub>
	7	6	5	4	3	2	1	0
		Res	1	TCLKLOS	SCLKXLO S		Res	
ı		1	1	r	r	4		•


Field	Bits	Туре	Description
TCLKLOS	4	r	Loss of TCLK Status of TCLK.
			Note: See Chapter 3.7.3 for more detail. $0_B$ , TCLK is active. $1_B$ , TCLK is lost.
SCLKXLOS	3	r	Loss of SCLKX Status of SCLKX. Note: See Chapter 3.7.3 for more detail.
			0 <sub>B</sub> , SCLKX is active. 1 <sub>B</sub> , SCLKX is lost.



**Package Outlines** 

# 9 Package Outlines

Figure 97 shows the package outline for the RoHS compliant (PG-LBGA-256) and the non-RoHS compliant (P-LBGA-256) package.





Note: The upper drawing shows the "Bottom View" of the package.

Dimensions in mm



# 10 Electrical Characteristics

In **Table 137** the absolute maximum ratings of the OctalFALC<sup>TM</sup> are listed.

Parameter	Symbol Values			S	Unit	Note/ Test
		Min.	Тур.	Max.		Condition
Ambient temperature under bias	T <sub>A</sub>	-40	-	85	°C	-
Storage temperature	T <sub>stg</sub>	-65	-	125	°C	-
Moisture Level 3 temperature	T <sub>ML3</sub>	-	-	225	°C	According to IPS J- STD 020
				245	°C	According to Infineon internal standard
IC supply voltage (pads, digital)	$V_{\rm DD}$	-0.5	3.3	4.5	V	-
IC supply voltage (core, digital)	$V_{DDC}$	-0.5	1.8	2.4	V	-
IC supply voltage receive (analog)	V <sub>DDR</sub>	-0.4	-	4.5	V	-
IC supply voltage transmit (analog)	V <sub>DDX</sub>	-0.4	-	4.5	V	-
Receiver input signal with respect to ground	V <sub>RLmax</sub>	-0.8	-	4.5	V	RL1, RL2
Voltage on any pin with respect to ground	$V_{\max}$	-0.4	-	4.5	V	Except RL1, RL2
ESD robustness <sup>1)</sup> HBM: 1.5 k $\Omega$ , 100 pF	$V_{\rm ESD,HBM}$	-	-	2000	V	2)
ESD robustness <sup>3)</sup> CDM	$V_{\rm ESD,CDM}$	-	-	500		-

#### Table 137 Absolute Maximum Ratings

1) According to JEDEC standard JESD22-A114.

2) For RL1 and RL2 1500 V

3) According to ESD Association Standard DS5.3.1 - 1999

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

**Table 138** defines the maximum values of voltages and temperature which may be applied to guarantee proper operation of the OctalFALC<sup>TM</sup>.

#### Table 138 Operating Range

Parameter	Symbol		Value	Unit	Note/ Test	
		Min.	Тур.	Max.		Condition
Ambient temperature	T <sub>A</sub>	-40	-	85	°C	-
Supply voltage digital pads	V <sub>DD</sub>	3.13	3.30	3.46	V	3.3 V ±5 %
Supply voltage digital core	V <sub>DDC</sub>	1.62	1.80	1.98	V	1.8 V ±10 %



#### Table 138Operating Range (cont'd)

Parameter	Symbol		Value	S	Unit	Note/ Test
		Min.	Тур.	Max.		Condition
Supply voltage analog receiver	V <sub>DDR</sub>	3.13	3.30	3.46	V	3.3 V ±5 %
Supply voltage analog transmitter	V <sub>DDX</sub>	3.13	3.30	3.46	V	3.3 V ±5 %
Analog input voltages	V <sub>RL</sub>	0	-	V <sub>DDR</sub> +0.3	V	RL1, RL2
Digital input voltages	$V_{ID}$	-0.4	-	3.46	V	$V_{\rm DD}$ = 3.3 V ±5 %
Ground	$V_{ m SS}$ $V_{ m SSR}$ $V_{ m SSX}$	0	-	0	V	_

1) Voltage ripple on analog supply less than 50 mV

2) Voltage ripple on analog supply less than 50 mV

3) Voltage ripple on analog supply less than 50 mV

4) Voltage ripple on analog supply less than 50 mV

Note: In the operating range, the functions given in the circuit description are fulfilled.  $V_{DD}$ ,  $V_{DDR}$  and  $V_{DDX}$  have to be connected to the same voltage level,  $V_{SS}$ ,  $V_{SSR}$  and  $V_{SSX}$  have to be connected to ground level.

Parameter	Symbol		Value	s	Unit	Note/ Test Condition
		Min.	Тур.	Max.		
Input low voltage	$V_{IL}$	-0.4	-	0.8	V	1)
Input high voltage	$V_{IH}$	2.0	-	3.46	V	1)
Output low voltage	V <sub>OL</sub>	V <sub>SS</sub>	-	0.45	V	$I_{\rm OL} = +2 \ {\rm mA}^{2)}$
Output high voltage	V <sub>OH</sub>	2.4	-	$V_{DD}$	V	$I_{\rm OH}$ = -2 mA <sup>2)</sup>
Average power supply current at 1.8 V supply (analog line interface mode)	I <sub>DD18E1</sub>	-	-	350	mA	E1 application <sup>3)</sup> LIM1.DRS = ´0´, all- one´s pattern; 16 MH at system interface
	I <sub>DD18E1</sub>	-	-	300		E1 application <sup>4)</sup> LIM1.DRS = ´0´, PRBS pattern; 2 MHz at system interface
	I <sub>DD18T1</sub>	-	-	300		T1 application <sup>5)</sup> LIM1.DRS = ´0´, all- one´s pattern; 12 MH at system interface
	I <sub>DD18T1</sub>	-	-	250		T1 application $^{6)}$ LIM1.DRS = $^{\prime}$ O $^{\prime}$ , PRBS pattern; 1.5 MHz at system interface

#### Table 139DC Characteristics



### Table 139 DC Characteristics (cont'd)

Parameter	Symbol		Value	s	Unit	Note/ Test
		Min.	Тур.	Max.		Condition
Average power supply current at 3.3 V supply (analog line interface mode)	I <sub>DD33E1</sub>	-	-	410	mA	E1 application <sup>7)</sup> LIM1.DRS = '0', all-one's pattern; 16 MHz at system interface
	I <sub>DD33E1</sub>	-	_	370		E1 application <sup>8)</sup> LIM1.DRS = ´0´, PRBS pattern; 2 MHz at system interface
	I <sub>dd33t1</sub>	-	_	410		T1 application <sup>9)</sup> LIM1.DRS = '0', all- one's pattern; 12 MHz at system interface
	I <sub>DD33T1</sub>	_	_	370		T1 application $^{10)}$ LIM1.DRS = '0', PRBS pattern; 1.5 MHz at system interface
Average power supply current at 1.8 V supply (digital line interface mode)	I <sub>DD18E1</sub>	-	-	350	mA	E1 application <sup>11)</sup> LIM1.DRS = ´1´, PRBS pattern; 16 MHz
Average power supply current at 3.3 V supply (digital line interface mode)	I <sub>DD33T1</sub>	-	-	25	mA	at system interface
Input leakage current	I <sub>IL11</sub>	-	-	1	μA	$V_{\rm IN} = V_{\rm DD}^{12};$ all except RDO
Input leakage current	I <sub>IL12</sub>	-	-	1	μA	$V_{\rm IN} = V_{\rm SS}^{6};$ all except RDO
Input pullup current	I <sub>IP</sub>	2	-	15	μA	$V_{\rm IN} = V_{\rm SS}$
Output leakage current	I <sub>OZ1</sub>	_	_	1	μΑ	$V_{\rm OUT} = {\rm tristate}^{1)}$ $V_{\rm SS} < V_{\rm meas} < V_{\rm DD}$ measured against $V_{\rm DD}$ and $V_{\rm SS}$ ; all except XL1/2
Transmitter leakage current	I <sub>TL</sub>	-	-	30	μA	$\begin{array}{l} XL1/2 = V_{DDX};\\ XPM2.XLT = `1` \end{array}$
		_	-	30		XL1/2 = V <sub>SSX</sub> ; XPM2.XLT = ´1´
Transmitter output impedance	R <sub>X</sub>	-	-	3	Ω	Applies to XL1and XL2 <sup>13)</sup>
Transmitter output current	I <sub>X</sub>	_	-	105	mA	XL1, XL2
Differential peak voltage of a mark (between XL1 and XL2)	V <sub>X</sub>	-	-	2.15	V	-



### Table 139DC Characteristics (cont'd)

Parameter	Symbol		Value	S	Unit	Note/ Test
		Min.	Тур.	Max.		Condition
Receiver peak voltage of a mark	V <sub>RL12</sub>	-0.45	-	3.8	V	RL1, RL2
(at RL1 or RL2)		-0.75	-	4.1		RZ signals; must only be applied during T1 pulse over/undershoot according to ANSI T1.403-1999
Receiver differential peak	$V_{RL12}$	-	-	4.0	V	RL1, RL2
voltage of a mark (between RL1 and RL2)				4.63	V	RZ signals; must only be applied during T1 pulse over/undershoot according to ANSI T1.403-1999
Receiver input impedance	Z <sub>R</sub>	-	50	-	kΩ	13)
Receiver sensitivity	S <sub>RSH</sub>	0	-	10	dB	RL1, RL2 LIM0.EQON = ´0´ (short-haul)
Receiver sensitivity	S <sub>RLH</sub>	-43	-	0	dB	RL1, RL2 LIM0.EQON = ´1´ (E1, long-haul)
		-36	-	0		RL1, RL2 LIM0.EQON = ´1´ (T1/J1, long-haul)
Receiver input threshold	$V_{RTH}$	-	45	-	%	LIM2.SLT(1:0) = ´11 <sub>b</sub> ´ <sup>13)</sup>
		_	50	-		LIM2.SLT(1:0) = $(10_b)^{(13)}$ default setting
		_	55	-		LIM2.SLT(1:0) = ´00 <sub>b</sub> ´ <sup>13)</sup>
		_	67	-		LIM2.SLT(1:0) = ´01 <sub>b</sub> ´ <sup>13)</sup>
Loss-Of-signal (LOS) detection	$V_{\rm LOS}$	1560	-	1710	mV	$RIL(2:0) = (000_{b})^{(13)}$
limit		790	-	960		RIL(2:0) = ´001 <sub>b</sub> ´ <sup>13)</sup>
		430	-	500		$RIL(2:0) = 010^{(14)}_{b}$
		220	-	260		$RIL(2:0) = (011_{b})^{(13)}$
		125	-	130		$RIL(2:0) = (100_{b})^{(13)}$
		65	-	70		$RIL(2:0) = (101_{b})^{(13)}$
		35	-	40		$RIL(2:0) = (110_{b})^{(13)}$
		10	-	15		$RIL(2:0) = (111_{b})^{(13)}$

1) Applies to all input pins except analog pins RLx

2) Applies to all output pins except pins XLx

3) Wiring conditions and external circuit configuration according to Figure 125 and Table 163.

4) Wiring conditions and external circuit configuration according to Figure 125 and Table 163.

5) Wiring conditions and external circuit configuration according to Figure 125 and Table 164.



- 6) Wiring conditions and external circuit configuration according to Figure 125 and Table 163.
- 7) Wiring conditions and external circuit configuration according to Figure 125 and Table 163.
- 8) Wiring conditions and external circuit configuration according to Figure 125 and Table 163.
- 9) Wiring conditions and external circuit configuration according to Figure 125 and Table 164.
- 10) Wiring conditions and external circuit configuration according to Figure 125 and Table 163.
- 11) Wiring conditions and external circuit configuration according to Figure 125 and Table 163.
- 12) Pin leakage is measured in a test mode with all internal pullups disabled. RDO pins are not tristatable, no leakage is measured.
- 13) Parameter not tested in production
- 14) Value measured in production to fulfil ITU-T G.775
- Note: Typical characteristics specify mean values expected over the production spread. If not specified otherwise, typical characteristics apply at  $T_A = 25$  °C and 3.3 V supply voltage.



### **10.1** AC Characteristics

### 10.1.1 Master Clock Timing

**Figure 98** shows the timing and **Table 140** the appropriate timing parameter values of the master clock at the pin MCLK. The accuracy is required to fulfill the jitter requirements, see **Chapter 3.4.6**, **Chapter 3.6.5** and **Chapter 3.7.4**.




Figure 98 MCLK Timing

#### Table 140 MCLK Timing Parameter Values

Parameter	Symbol		Values	Unit	Note/ Test	
		Min.	Тур.	Max.		Condition
Clock period of MCLK	1	-	488	-	ns	E1, fixed mode
		-	648	-		T1/J1, fixed mode
		50	-	980.4		E1/T1/J1, flexible mode
High phase of MCLK	2	40	-	_	%	-
Low phase of MCLK	3	40	-	-	%	-
Clock accuracy	-	32 <sup>1)</sup>	-	28 <sup>2)</sup>	ppm	-

1) If clock divider programming fits without rounding

2) If clock divider programming requires rounding

### 10.1.2 JTAG Boundary Scan Interface

**Figure 99** shows the timing and **Table 141** the appropriate timing parameter values at the JTAG pins to perform a boundary scan test of the OctalFALC<sup>TM</sup>, see **Chapter 3.6.4**.







Figure 99 JTAG Boundary Scan Timing

Table 141	JTAG Boundary Scan Timing Parameter Values
-----------	--

Parameter	Symbol	bol Values			Unit	Note/ Test
		Min.	Тур.	Max.		Condition
TRS reset active low time	1	200	_	-	ns	-
TCK period	2	250	_	-	ns	-
TCK high time	3	80	-	-	ns	-
TCK low time	4	80	_	-	ns	-
TMS, TDI setup time	5	40	_	-	ns	-
TMS, TDI hold time	6	40	-	-	ns	-
TDATI setup time	7	40	-	-	ns	-
TDATI hold time	8	40	-	-	ns	-
TDO, TDATO output delay	9	-	-	100	ns	-

#### 10.1.3 Reset

Figure 100 shows the timing and Table 142 the appropriate timing parameter value at the pin RES to perform a reset of the OctalFALC<sup>™</sup>.







#### Table 142 Reset Timing Parameter Value

Parameter	Symbol	Values		Unit	Note/ Test	
		Min.	Тур.	Max.		Condition
RES pulse width low	1	10 <sup>1)</sup>	-	-	μs	-

1) While MCLK is running

### **10.1.4** Asynchronous Microprocessor Interface

### 10.1.4.1 Intel Bus Interface Mode

Figure 101 to Figure 104 show the timing of the SCI Interface and Table 143 the appropriate timing parameter values.




Figure 101 Intel Non-Multiplexed Address Timing





Figure 102 Intel Multiplexed Address Timing





### Figure 103 Intel Read Cycle Timing




Figure 104 Intel Write Cycle Timing

Table 143	Intel Bus Interface Timing Parameter Values
-----------	---

Parameter	Symbol		Value	S	Unit	Note/ Test Condition
		Min.	Тур.	Max.		
Address, BHE setup time	1	5	-	-	ns	-
Address, BHE hold time	2	0	-	-	ns	-
CS setup time	3	0	_	_	ns	-
CS hold time	ЗA	0	-	_	ns	-
Address, BHE stable before ALE inactive	4	10	-	-	ns	-



Parameter	Symbol		Value	S	Unit	Note/ Test
		Min.	Тур.	Max.		Condition
Address, BHE hold after ALE inactive	5	10	-	-	ns	-
ALE pulse width	6	30	-	-	ns	-
ALE setup time before $\overline{RD}$ or $\overline{WR}$	7	0	-	-	ns	-
ALE hold time after RD or WR	7A	30	-	-	ns	-
RD, WR pulse width	8	80	-	-	ns	-
RD, WR control interval	9	70	-	-	ns	-
Data hold after RD inactive	11	10	-	30	ns	-
Data stable before $\overline{WR}$ inactive	15	30	_	-	ns	-
Data hold after WR inactive	16	10	_	-	ns	-
RD or WR delay after READY	30	_	_	40	ns	-
READY hold time after RD or WR	31	5	-	-	ns	-
Data stable before READY	32	_	_	90	ns	-
RD to READY delay	33	-	-	90	ns	-
WR to READY delay	34	-	_	90	ns	-

### Table 143 Intel Bus Interface Timing Parameter Values (cont'd)

### 10.1.4.2 Motorola Bus Interface Mode

Figure 105 and Figure 106 show the timing of the SCI Interface and Table 144 the appropriate timing parameter values.




Figure 105 Motorola Read Cycle Timing






Figure 106 Motorola Write Cycle Timing

#### Table 144 Motorola Bus Interface Timing Parameter Values

Parameter	Symbol Values				Unit	Note/ Test
		Min.	Тур.	Max.		Condition
Address, BLE setup time before DS active	17	15	-	-	ns	-
Address, $\overline{\text{BLE}}$ hold after $\overline{\text{DS}}$ inactive	18	0	-	-	ns	-
CS active before DS active	19	0	-	-	ns	-
CS hold after DS inactive	19A	0	-	-	ns	-
$\overline{RW}$ stable before $\overline{DS}$ active	20	10	-	-	ns	-
$\overline{RW}$ hold after $\overline{DS}$ inactive	21	0	-	-	ns	-
DS pulse width (read access)	22	80	-	-	ns	-
DS pulse width (write access)	22A	80	-	-	ns	-
DS control interval	23	70	-	-	ns	-
Data valid after $\overline{\text{DS}}$ active (read access)	24	-	-	75	ns	-
Data hold after $\overline{\text{DS}}$ inactive (read access)	25	-	-	30	ns	-
Data stable before $\overline{\text{DS}}$ active (write access)	26	30	-	-	ns	-
Data hold after $\overline{\text{DS}}$ inactive (write access)	27	10	-	-	ns	-
DS delay after DTACK	40	-	-	25	ns	-
DTACK hold time after DS inactive	41	10	-	-	ns	-





Parameter	Symbol	Symbol Values				Note/ Test
		Min.	Тур.	Max.		Condition
DS to DTACK delay for write	42	-	-	100	ns	-
DS to DTACK delay for read	43	-	-	100	ns	-
Data strobe before DTACK	44	0	-	-	ns	-

#### Table 144 Motorola Bus Interface Timing Parameter Values (cont'd)

## 10.1.4.3 SCI Interface

Figure 107 shows the timing of the SCI Interface and Table 145 the appropriate timing parameter values.






#### Table 145 SCI Timing Parameter Values

Parameter	Symbol		Value	S	Unit	Note/ Test Condition
		Min.	Тур.	Max.		
SCI_CLK cycle time in full duplex mode	1	170	-	-	ns	-
SCI_CLK cycle time in half duplex mode	1	500	-	-	ns	-
SCI_CLK clock low time	2	76.5	-	-	ns	-
SCI_CLK clock high time	3	76.5	-	-	ns	-
SCI_RXD setup time before SCI_CLK	4	0	-	-	ns	-
SCI_RXD hold time after SCI_CLK	5	0	-	-	ns	-
SCI_TXD delay time after SCI_CLK	6	-	-	30	ns	-

### 10.1.4.4 SPI Interface

Figure 108 shows the timing of the SCI Interface and Table 146 the appropriate timing parameter values.





#### Figure 108 SPI Interface Timing

#### Table 146 SPI Timing Parameter Values

Parameter	Symbol		Value	Unit	Note/ Test	
		Min.	Тур.	Max.		Condition
SCLK frequency	-	-	-	100	MHz	_
CS setup time before SCLK	1	40	-	-	ns	_
CS hold time after SCLK	2	40	-	-	ns	-
SDI hold time after SCLK	3	40	-	-	ns	-
SDI setup time before SCLK	4	40	_	-	ns	-
SCLK low time	5	45	-	-	ns	-
SCLK high time	6	45	-	-	ns	_
CS high time	7	100	_	-	ns	-
Clock disable time before SCLK	8	50	-	-	ns	-
SDO output stable after SCLK	9	-	_	40	ns	-
SDO output hold after $\overline{CS}$ disable	10	-	-	40	ns	-
SDO output high impedance after SCLK	11	0	-	-	ns	-

## 10.1.5 Digital Line Interface

Figure 109 and Figure 110 show the timing and Table 147, Table 148 the appropriate timing parameter values at the digital line interface of the OctalFALC<sup>TM</sup>.






Figure 109 Digital Line Interface Receive Timing




Figure 110 Digital Line Interface Transmit Timing

Parameter	Symbol		Value	s	Unit	Note/ Test
		Min.	Тур.	Max.		Condition
RCLKI clock period	30	_	488	-	ns	-
RDIP/RDIN period high	30A	122	244	366	ns	-
RCLKI clock period low	31	180	_	-	ns	-
RCLKI clock period high	32	180	_	-	ns	-
ROID setup	33	50	-	-	ns	-
ROID hold	34	50	_	-	ns	-
XCLK clock period	35	-	488	-	ns	-
XCLK clock period low	36	190	-	-	ns	-
XCLK clock period low <sup>1)</sup>	36	150	-	-	ns	-
XCLK clock period high	37	190	_	-	ns	-



Parameter	Symbol Valu			ues Unit		Note/ Test
		Min.	Тур.	Max.		Condition
XCLK clock period high <sup>1)</sup>	37	150	-	-	ns	-
XOID delay <sup>2)</sup>	38	-	-	60	ns	-
XDOP/XDON delay <sup>3)</sup>	38	-	-	-	-	-

#### Table 147 Digital Line Interface Parameter Values for E1 (cont'd)

1) Depends on input RCLKI in optical interface and remote loop without transmit jitter attenuator enabled (LIM1.JATT/RL=01)

2) NRZ coding

3) HDB3/AMI/B8ZS coding

#### Table 148 Digital Line Interface Parameter Values for T1

Parameter	Symbol		Value	Unit	Note/ Test	
		Min.	Тур.	Max.		Condition
RCLKI clock period	30	-	648	-	ns	-
RDIP/RDIN period high	30A	162	324	486	ns	-
RCLKI clock period low	31	240	-	-	ns	-
RCLKI clock period high	32	240	-	-	ns	-
ROID setup	33	50	-	-	ns	-
ROID hold	34	50	-	-	ns	-
XCLK clock period	35	-	648	-	ns	-
XCLK clock period low	36	230	-	-	ns	-
XCLK clock period low1)	36	200	-	-	ns	-
XCLK clock period high	37	230	-	-	ns	-
XCLK clock period high <sup>1)</sup>	37	200	-	-	ns	-
XOID delay <sup>2)</sup>	38	-	-	60	ns	-
XDOP/XDON delay <sup>3)</sup>	38	-	-	-	-	-

1) Depends on input RCLKI in optical interface and remote loop without transmit jitter attenuator enabled (LIM1.JATT/RL=01)

2) NRZ coding

3) HDB3/AMI/B8ZS coding

### 10.1.6 System Interface

Figure 111 to Figure 120 show the timing and Table 149 to Table 158 the appropriate timing parameter values at the sysem interface of the OctalFALC<sup>™</sup>.






Figure 111 RCLK, RFSP Output Timing

Parameter	Symbol		Value	S	Unit	Note/ Test
		Min.	Тур.	Max.		Condition
RCLK period E1 (2.048 MHz)	1	-	488	-	ns	-
RCLK period E1 (2.048 MHz × 4)	1	-	122	-	ns	-
RCLK period T1/J1 (1.544 MHz)	1	-	648	-	ns	-
RCLK period T1/J1 (1.544 MHz $\times$ 4)	1	-	162	-	ns	-
RCLK pulse high	2	40	-	60	%	-
RCLK pulse low	3	40	-	60	%	-
RFSP delay	4	-	-	80	ns	-




Figure 112 SCLKR/SCLKX Input Timing

### Table 150 SCLKR/SCLKX Timing Parameter Values

Parameter	Symbol		Values			Note/ Test
		Min.	Тур.	Max.		Condition
SCLKR/SCLKX period at 16.384 MHz	1	-	61	-	ns	-
SCLKR/SCLKX period at 8.192 MHz	1	-	122	-	ns	-



Parameter	Symbol		Value	s	Unit	Note/ Test
		Min.	Тур.	Max.		Condition
SCLKR/SCLKX period at 4.096 MHz	1	-	244	-	ns	-
SCLKR/SCLKX period at 2.048 MHz	1	-	488	-	ns	-
SCLKR/SCLKX period at 12.352 MHz	1	-	81	-	ns	-
SCLKR/SCLKX period at 6.176 MHz	1	-	162	-	ns	-
SCLKR/SCLKX period at 3.088 MHz	1	-	324	-	ns	-
SCLKR/SCLKX period at 1.544 MHz	1	-	648	-	ns	-
SCLKR/SCLKX pulse high	2	40	-	-	%	-
SCLKR/SCLKX pulse low	3	40	_	-	%	-

### Table 150 SCLKR/SCLKX Timing Parameter Values (cont'd)





Figure 113 System Interface Marker Timing (Receive)

Table 151	System Interface Marker Timing Parameter Values
-----------	---

Parameter	Symbol		Value	s	Unit	Note/ Test
		Min.	Тур.	Max.		Condition
SCLKR input Mode <sup>1)</sup>		ł	I		<b>I</b>	
RDO delay	1	0	-	35	ns	-
RSIGM, RMFB, DLR, RFM, FREEZE, RSIG marker delay	2	0	-	45	ns	-
SCLKR Output Mode 1)			I			
RDO delay	1A	-10	-	-20	ns	-
RSIGM, RMFB, DLR, RFM, FREEZE, RSIG marker delay	2A	-10	-	-20	ns	-



#### 1) SCLKR can be input or output.



## Figure 114 SYPR, SYPX Timing

### Table 152 SYPR/SYPX Timing Parameter Values

Parameter	Symbol		Values	;	Unit	Init Note/ Test Condition
		Min.	Typ. <sup>1)</sup>	Max.		
SCLKR input Mode	<b>I</b>	<b>I</b>	I	<b>I</b>	<b>I</b>	
SCLKR period	1	61	-	648	ns	-
SYPR/SYPX inactive setup time	2	<b>1</b> x <i>t</i> <sub>1</sub>	-	-	ns	-
SYPR/SYPX setup time	3	5	-	-	ns	-
SYPR/SYPX hold time	4	15	-	-	ns	-
XMFS inactive setup time	5	1 x t <sub>1</sub>	-	-	ns	-
XMFS setup time	6	5	-	-	ns	-
XMFS hold time	7	15	-	-	ns	-
SCLKR Output Mode	L		L	<u>.</u>	U	L
SCLKR period	1	61	-	648	ns	-
SYPR/SYPX inactive setup time	2	<b>1</b> x <i>t</i> <sub>1</sub>	-	-	ns	-
SYPR/SYPX setup time	3	10	-	-	ns	-
SYPR/SYPX hold time	4	0	-	-	ns	-
XMFS inactive setup time	5	1 x t <sub>1</sub>	-	-	ns	-
XMFS setup time	6	10	-	-	ns	-
XMFS hold time	7	0	-	_	ns	-

1) Typical value, not tested in production







Figure 115 System Interface Marker Timing (Transmit)

#### Table 153 System Interface Marker Timing Parameter Values <sup>1)</sup>

Parameter	Symbol	Values			Unit	Note/ Test
		Min.	Тур.	Max.		Condition
SCLKR input Mode					1	
XMFB, DLX, XSIGM delay	1	-	-	100	ns	-
SCLKR Output Mode	I	ł	<b>I</b>	I	H	
XMFB, DLX, XSIGM delay	1	-	-	10	ns	_

1) Parameters based on SCLKR when CMR2.IXSC = 1 and on SCLKX when CMR2.IXSC = '0' (input mode only)



## Figure 116 XDI, XSIG Timing

#### Table 154 XDI, XSIG Timing Parameter Values<sup>1)</sup>

Parameter	Symbol		Value	s	Unit	Note/ Test
		Min.	Тур.	Max.		Condition
SCLKR input Mode		ł			<b>I</b>	
XDI setup time	1	5	_	-	ns	-
XDI hold time	2	15	-	-	ns	-
XSIG setup time	3	5	-	-	ns	-
XSIG hold time	4	15	_	-	ns	-



Parameter	Symbol	Values			Unit	Note/ Test
		Min.	Тур.	Max.		Condition
XDI setup time	1	10	_	_	ns	-
XDI hold time	2	20	-	-	ns	-
XSIG setup time	3	10	_	_	ns	-
XSIG hold time	4	20	-	-	ns	-

### Table 154 XDI, XSIG Timing Parameter Values<sup>1</sup> (cont'd)

1) Parameters based on SCLKR when CMR2.IXSC = 1 and on SCLKX when CMR2.IXSC = 0 (input mode only)




Figure 117 TCLK Input Timing

### Table 155 TCLK Timing Parameter Values

Parameter	Symbol		Value	S	Unit	Note/ Test	
		Min. Typ. Max.	Max.		Condition		
TCLK period E1 (2.048 MHz)	1	-	488	-	ns	-	
TCLK period E1 (2.048 MHz × 4)	1	-	122	-	ns	-	
TCLK period T1/J1 (1.544 MHz)	1	-	648	-	ns	-	
TCLK period T1/J1 (1.544 MHz × 4)	1	-	162	-	ns	-	
TCLK high	2	40	-	-	%	-	
TCLK low	3	40	-	-	%	-	




Figure 118 SEC Timing



Parameter <sup>1)</sup>	Symbol		Values	S	Unit	Note/ Test
		Min.	Тур.	Max.		Condition
SEC input period E1/T1/J1	1	-	1	-	S	-
SEC input high E1	2	976	-	_	ns	-
SEC input high T1/J1	2	1296	-	-	ns	-
SEC input low E1	3	976	-	-	ns	-
SEC input low T1/J1	3	1296	-	-	ns	-
SEC output period E1/T1/J1	4	-	1	-	S	-
SEC high output E1	5	976	-	-	ns	-
SEC high output T1/J1	6	1296	-	-	ns	-

### Table 156 SEC Timing Parameter Values

1) Typical value, not tested in production




Figure 119 FSC Timing


### Table 157 FSC Timing Parameter Values

Parameter	Symbol Values				Unit	Note/ Test
		Min.	Тур.	Max.		Condition
FSC <sup>1)</sup> period	1	-	125	-	μs	-
FSC high/low active time E1	2	-	244	-	ns	-
FSC high/low active time T1/J1	2	-	324	-	ns	-
RCLK to FSC delay	3	-	50	80	ns	-
SCLKR to FSC delay <sup>2)</sup>	4	-	50	80	ns	-

1) FSC can be programmed to be active high or active low (only the active low timing diagram is shown here)

2) Only valid in case SCLKR is sourced by the DCO-R clock (FSC is always sourced by the DCO-R clock.)





#### Figure 120 SYNC Timing

#### Table 158 SYNC Timing Parameter Values

Parameter	Symbol	Values			Unit	Note/ Test
		Min.	Тур.	Max.		Condition
SYNC high time	1	122	-	-	ns	-
SYNC low time	2	125	-	-	ns	-

### 10.1.7 Pulse Templates - Transmitter

The transmitter inludes a programmable pulse shaper to generate transmit pulse masks according to :

- For T1: FCC68; ANSI T1. 403 1999, figure 4; ITU-T G703 11/2001, figure 10 (for different cable lengths), see Figure 122. For measurement configuration were R<sub>load</sub> = 100 Ω see Figure 33.
- For E1: ITU-T G703 11/2001, figure 15 (for 0 m cable length), see Figure 121; ITU-T G703 11/2001, figure 20 (for DCIM mode). For measurement configuration were R<sub>load</sub> = 120 Ω or R<sub>load</sub> = 75 Ω see Figure 32.

The transmit pulse form is programmed either

- By the registers XMP(2:0) compatible to the QuadFALC<sup>®</sup>, see see Table 22 and Table 23, if the register bit XPM2.XPDIS is cleared
- Or by the registers TXP(16:1), if the register bit XPM2.XPDIS is set, see Table 25 and Table 26.

### 10.1.7.1 Pulse Template E1

With the given values in Table 23 or Table 26, for transformer ratio: 1 : 2.4, cable type AWG24 and with  $R_{load} = 120 \Omega$  the pulse mask according to ITU-T G703 11/2001, see Figure 121, is fulfiled.






Figure 121 E1 Pulse Shape at Transmitter Output

## 10.1.7.2 Pulse Template T1

With the given values in Table 22 or Table 25, for transformer ratio: 1 : 2.4, cable type AWG24 and with  $R_{load} = 100 \Omega$  the pulse mask according to ITU-T G703 11/2001, figure 10, see Figure 122, is fulfiled.




Figure 122 T1 Pulse Shape at the Cross Connect Point



	Maximum Curve		Minimum Curve
Time [ns]	Level [%] <sup>2)</sup>	Time [ns]	Level [%]
0	5	0	-5
250	5	350	-5
325	80	350	50
325	115	400	95
425	115	500	95
500	105	600	90
675	105	650	50
725	-7	650	-45
1100	5	800	-45
1250	5	925	-20
		1100	-5
		1250	-5
		1	

### Table 159 T1 Pulse Template at Cross Connect Point (T1.102<sup>1)</sup>)

1) Requirements of ITU-T G.703 are also fulfilled

 100 % value must be in the range of 2.4 V and 3.6 V; tested at 0 and 200 m using PIC 22AWG cable characteristics.

### 10.2 Capacitances

Values of capacitances of the input and of the output pins of the OctalFALC<sup>™</sup> are listed in Table 160.

### Table 160Capacitances

Parameter	Symbol	Symbol Values				Note/ Test
		Min.	Тур.	Max.		Condition
Input capacitance <sup>1)</sup>	C <sub>IN</sub>	5	_	10	pF	-
Output capacitance 1)	C <sub>OUT</sub>	8	-	15	pF	All except XLx
Output capacitance 1)	C <sub>OUT</sub>	8	-	20	pF	XLx

1) Not tested in production

## **10.3** Package Characteristics

Text???




Figure 123 Thermal Behavior of Package



Parameter	Symbol		Values			Note/ Test	
		Min.	Тур.	Max.		Condition	
Thermal Resistance MQFP	$R_{\rm thjam}^{1)}$	-	47	-	K/W	Single layer PCB, no	
	$R_{\rm thjc}^{2)}$	-	9	-	K/W	convection	
Thermal Resistance BGA	$R_{\rm thjab}^{1)}$	-	29	-	K/W	Single layer PCB, natural convection	
Junction Temperature	R <sub>j</sub>	-		125	°C	-	

### Table 161 Package Characteristic Values

1)  $R_{\text{thja}} = (T_{\text{junction}} - T_{\text{ambient}})/\text{Power: Not tested in production.}$ 

2)  $R_{\text{thjc}} = (T_{\text{junction}} - T_{\text{case}})/\text{Power: Not tested in production.}$ 

### 10.4 Test Configuration

### 10.4.1 AC Tests

The values for AC characteristics of the chapters above are based on the following definitions of levels and load capacitances:




Figure 124 Input/Output Waveforms for AC Testing

### Table 162AC Test Conditions

Parameter	Symbol	Test Values	Unit	Notes
Load Capacitance	CL	50	pF	-
Input Voltage high	V <sub>IH</sub>	2.4	V	All except RLx
Input Voltage low	V <sub>IL</sub>	0.4	V	All except RLx
Test Voltage high	V <sub>TH</sub>	2.0	V	All except XLx
Test Voltage low	V <sub>TL</sub>	0.8	V	All except XLx

### 10.4.2 Power Supply Test

For power supply test all eight channels of the OctalFALC<sup>™</sup> are active. Transmitter and receiver are configured as for typical applicatons. The transmitted data are looped back to the receiver by a short line as shown in **Figure 125**. On the system side the interfaces of all channels work independent from another (no multiplex mode is configured).






Figure 125 Device Configuration for Power Supply Testing

### Table 163 Power Supply Test Conditions E1

Parameter	Symbol	Test Values	Unit	Notes
Load Resistance at transmitter	R <sub>1</sub>	7.5	Ω	1%; XL3 and XL4 are left open; PC6.TSRE = ´0´
Termination Resistance at receiver	<i>R</i> <sub>2</sub>	120	Ω	1%; (LIM0.RTRS =´0´)
Line Impedance	RL	120	Ω	-
Line Length	I	< 0.2	m	-
Transformer Ratio Transmit	tt1 : tt2	2.4 : 1		-
Transformer Ratio Receive	tr1 : tr2	1:1		-
System interface Frequency	SCLKX SCLKR	2.048	MHz	-
Test Signal	-	2 <sup>15</sup> -1	-	PRBS pattern
Pulse Mask Programming	XPM2	40 <sub>H</sub>	-	Pulse mask according to ITU-T G703 11/2001, see Figure 121
(compatible to QuadFALC <sup>®</sup> )	XPM1	03 <sub>H</sub>		
	XPM0	7B <sub>H</sub>		
Ambient Temperature	-	85	°C	-

### Table 164 Power Supply Test Conditions T1/J1

Parameter	Symbol	Test Values	Unit	Notes
Load Resistance	<i>R</i> <sub>1</sub>	2	Ω	1%; XL3 and XL4 are left open; PC6.TSRE = ´0´
Termination Resistance	<i>R</i> <sub>2</sub>	100	Ω	1%; (LIM0.RTRS =´0´)
Line Impedance	R <sub>L</sub>	100	Ω	-
Line Length	I	< 0.2	m	-
Transformer Ratio Transmit	tt1 : tt2	2.4 : 1	_	-
Transformer Ratio Receive	tr1 : tr2	1:1	-	-



Parameter	Symbol	Test Values	Unit	Notes
System interface Frequency	SCLKX SCLKR	1.544	MHz	-
Test Signal	-	2 <sup>15</sup> -1	_	PRBS pattern
Pulse Mask Programming (compatible to QuadFALC <sup>®</sup> )	XPM2	02 <sub>H</sub>	_	Pulse mask according to ITU-T
	XPM1	27 <sub>H</sub>		G703 11/2001, figure 10, see
	XPM0	9F <sub>H</sub>		Figure 122
Ambient Temperature	-	85	°C	-



#### 11 **Operational Description**

#### 11.1 **Operational Overview**

Every of the eight channels of the OctalFALC<sup>TM</sup> can be operated in two modes, selected by the register bit GCM2.VFREQ\_EN, see Chapter 3.4.6:

- In the so called "flexible master clocking mode" (GCM2.VFREQ\_EN = 1) all eight ports can work in E1 or in T1 mode individually, independent from another.
- In the so called "clocking fixed mode" (GCM2.VFREQ\_EN = '0') all eight ports must work together either in E1 or in T1 mode.

The OctalFALC<sup>™</sup> can operate either in two basic modes which are selected by strapping of the pin COMP, see Chapter 3.1:

- COMP = '1': The "QuadFALC® Compatibility Mode" allows to use the device like two separate QuadFALC®s ("pseudo QuadFALC®"s). The "Compatibility Mode" option allows an easy migration of designs from QuadFALC<sup>®</sup> to OctalFALC<sup>TM</sup> without the need for *software* changes. As for the QuadFALC<sup>®</sup> the register addresses are 10 bits wide.
- COMP =  $0^{-1}$ : The "OctalFALC<sup>TM</sup> Generic Mode" handles the device as a single entity.

The device is programmable via one of the three integrated micro controller interfaces which are selected by strapping of the pins IM(1:0):

- The asynchronous interface has two modes: Intel (IM(1:0) =  $(00_{\rm h})$ ) and Motorola (IM(1:0) =  $(01_{\rm h})$ ). This interface enables byte or word access to all control and status registers, see Chapter 3.4.1.1.
- SPI interface (IM(1:0) =  $(10_b)$ ), see Chapter 3.4.2.2. SCI interface (IM(1:0) =  $(11_b)$ ), see Chapter 3.4.2.1.

•

The OctalFALC<sup>™</sup> has three different kinds of registers:

- The control registers configure the whole device and have write and read access.
- The status registers are read-only and are updated continuously. Normally, the processor reads the status registers periodically to analyze the alarm status and signaling data.
- The interrupt status registers are read-only and are cleared by reading ("rsc"). They are updated (set) continuously. Normally, the processor reads the interrupt status registers after an interrupt occurs (at pin INT in generic mode or at INT1, INT2 in compatibility mode). Masking can be done with the appropriate interrupt mask registers. Mask registers are control registers.

All this registers can be separate into two groups:

- Global registers are not belonging especially to one of the eight channels. The higher address byte is '00<sub>H</sub>', see also Table 63.
- The other registers are belonging to one of the eight channels. The higher address bytes marked as  $xx_{H}$  in the register description - are identical to the numbers 0 up to 7 of the appropriate channels. So every of this registers exist eight times in the whole device with the higher address bytes  $00_{H}$  to  $07_{H}$ .

#### 11.2 **Device Reset**

After the device is powered up, the OctalFALC<sup>TM</sup> must be forced to the reset state first.

The OctalFALC<sup>™</sup> is forced to the reset state if a low signal is input on pin RES for a minimum period of 10 µs, see Figure 100. During reset the OctalFALC<sup>™</sup>

- Needs an active clock on pin MCLK
- The pin COMP must have a defined value to select the basic mode
- The pins IM(1:0) must have defined values to select the micro controller interface.
- Only if  $IM(1:0) = (11_b)$  (SCI interface is selected) the pins A(5:0) must have defined values to select the SCI source address of the device.
- Only if IM1 = 1 (SCI or SPI interface is selected) the pins D(15:5) must have defined values to configure the central PLL in the master clocking unit of the device.



During and after reset all internal flip-flops are reset and most of the control registers are initialized with default values.

After reset the complete device is initialized, especially to E1 operation and "flexible master clocking mode". All new features against the QuadFALC<sup>®</sup> are disabled. The complete initialization is listed in Table 165. Additionally all interrupt mask registers IMR(7:0) are initialized to  $FF_{H}$ , so that not masking is performed.

After reset the OctalFALC<sup>TM</sup> must be configured first. General guidelines for configuration are described in Chapter 11.4 for E1 mode and Chapter 11.5 for T1/J1 mode.

For reset see also Chapter 3.4.6.1.

### 11.3 Device Initialization

After reset, the OctalFALC<sup>™</sup> is initialized for E1 doubleframe format with register values listed in the following table.

Register	Reset Value	Meaning
FMR0	´00 <sub>H</sub> ´	NRZ Coding, no alarm simulation.
FMR1, FMR2	´00 <sub>H</sub> ´	E1-doubleframe format, 2 Mbit/s system data rate, no AIS transmission to remote end or system interface, payload loop off.
SIC1, SIC2, SIC3	′00 <sub>H</sub> ′, ′00 <sub>H</sub> ′, ′00 <sub>H</sub> ′	8.192 MHz system clocking rate, receive buffer 2 frames, transmit buffer bypass, data sampled or transmitted on the falling edge of SCLKR/X, automatic freeze signaling, data is active in the first channel phase
LOOP, XSW, XSP, TSWM	´00 <sub>H</sub> ´, ´00 <sub>H</sub> ´, ´00 <sub>H</sub> ´, ´00 <sub>H</sub> ´	Channel loop-back and single frame mode are disabled. All bits of the transmitted service word are cleared. Spare bit values are cleared. No transparent mode active.
XC0 XC1	´00 <sub>H</sub> ´, ´9C <sub>H</sub> ´	The transmit clock offset is cleared. The transmit time slot offset is cleared.
RC0, RC1	´00 <sub>H</sub> ´, ´9C <sub>H</sub> ´	The receive clock slot offset is cleared. The receive time slot offset is cleared.
IDLE, ICB(4:1)	′00 <sub>H</sub> ′, ′00 <sub>H</sub> ′	Idle channel code is cleared. Normal operation (no "Idle Channel" selected).
LIM0, LIM1, PCD, PCR	´00 <sub>H</sub> ´, ´00 <sub>H</sub> ´, ´00 <sub>H</sub> ´, ´00 <sub>H</sub> ´	Slave Mode, local loop off Analog interface selected; remote loop off; Pulse count for LOS detection cleared; Pulse count for LOS recovery cleared
XPM(2:0)	′40 <sub>H</sub> ′, ′03 <sub>H</sub> ′, ′7B <sub>H</sub> ′	E1 Transmit pulse template for 0 m but with unreduced amplitude (note that transmitter is in tristate mode)
IMR(5:0)	´FF <sub>H</sub> ´	All interrupts are disabled
RTR(4:1) TTR(4:1) TSS2 TSS3	All ´00 <sub>H</sub> ´ All ´00 <sub>H</sub> ´ ´00 <sub>H</sub> ´ ´00 <sub>H</sub> ´	No time slots selected
GCR	´00 <sub>Н</sub> ´	Internal second timer, power on
CMR1	´00 <sub>Н</sub> ´	RCLK output: DPLL clock, DCO-X enabled, DCO-X internal reference clock
CMR2	′00 <sub>H</sub> ′	SCLKR selected, SCLKX selected, receive synchronization pulse sourced by SYPR, transmit synchronization pulse sourced by SYPX
PC(3:1)	´00 <sub>H</sub> ´, ´F0 <sub>H</sub> ´ ´00 <sub>H</sub> ´, ´00 <sub>H</sub> ´	Functions of ports RP(A to B) are $\overline{SYPR}$ input, function of port RPC is RCLK output (but is only pulled up, because PC5.CRP = '0' after reset), functions of ports XP(A to B) are $\overline{SYPX}$ output. Note that register PC4 is not valid in general for selection of the multi function ports.

#### Table 165 Initial Values after Reset



	Reset Value	Meaning
PC5 PC6	´00 <sub>H</sub> ´ ´00 <sub>H</sub> ´	SCLKR, SCLKX, RCLK configured to inputs, XMFS active low
MODE MODE2 MODE3	<sup>(00</sup> <sub>H</sub> ) (00 <sub>H</sub> ) (00 <sub>H</sub> )	Signaling controller is disabled and attached to the line side
RAH(2:1) RAL(2:1)	´FD <sub>H</sub> ´, ´FF <sub>H</sub> ´, ´FF <sub>H</sub> ´, ´FF <sub>H</sub> ´	Compare register for receive address cleared
GCM(6:1)	$GCM2 = 10_{H}$ , others $00_{H}$	"Flexible master clocking mode" selected
RTR(4:1) TTR(4:1) TSS2 TSS3	All ´00 <sub>H</sub> ´ All ´00 <sub>H</sub> ´ ´00 <sub>H</sub> ´ ´00 <sub>H</sub> ´	No time slots selected
FMR4	́00 <sub>Н</sub> ́	Minimum number of frames for RA and RDI condition, E1 only
SIC4	′00 <sub>H</sub> ′	No further clock edge selection for SYPR and SYPX is possible
CMR(6:4)	′00 <sub>H</sub> ′	Recovered line clock drives RCLK
GPC2	′00 <sub>H</sub> ′	Source for SEC and RCLK1 is channel 1 (only valid for COMP = $0^{\circ}$ )
TXP(16:1)	TXP(1:8) = ´38 <sub>H</sub> ´ TXP(9:16) = ´00 <sub>H</sub> ´	This registers are not used after reset because XPM2.XPDIS = $0^{\circ}$
GPC(5:3)	<sup>65</sup> <sub>H</sub> <sup>°</sup> , <sup>43</sup> <sub>H</sub> <sup>°</sup> , <sup>21</sup> <sub>H</sub> <sup>°</sup>	Source for RCLK1 up to RCLK7 are the appropriate channels (only valid for $COMP = O'$ )
GPC6	′07 <sub>Н</sub> ′	QuadFALC® compatible system interface multiplexed modes are selected, source for RCLK8 is channel 8 (both only valid for COMP = $(0')$
INBLDTR	´00 <sub>H</sub> ´	Minimum In-band loop detection time
ALS	´00 <sub>H</sub> ´	No automatic loop switching is performed
PRBSTS(4:1)	All ´00 <sub>H</sub> ´	No time slots are selected for PRBS pattern

### Table 165 Initial Values after Reset (cont'd)

The activity level of port XMFS can be selected to be active high or active low by programming PC5.CXMFS. This bit must not be set, if XMFS is not enabled as an input. XMFS input selection is done by programming one of the twoTransmit Multifunction Ports, using registers PC1.XPC1(3:0) or PC2.XPC2(3:0), to  $(0001_b)^2$ .

Note: For every channel XMFS must not be used together with SYPX on different Multifunction Ports.

## 11.4 Device Configuration in E1 Mode

### E1 Configuration

For a correct start up of the primary access interface a set of parameters specific to the system and hardware environment must be programmed after reset goes inactive. Both the basic and the operational parameters must be programmed **before** the activation procedure of the PCM line starts. Such procedures are specified in ITU-T and ETSI recommendations (e.g. fault conditions and consequent actions). Setting optional parameters primarily makes sense when basic operation via the PCM line is guaranteed. **Table 166** gives an overview of the most important parameters in terms of signals and control bits which are to be programmed in one of the above steps. The sequence is recommended but not mandatory. Accordingly, parameters for the basic and operational set up, for example, can be programmed simultaneously. The bit FMR1.PMOD should always be kept low (otherwise T1/J1 mode is selected).



Basic Set Up	
Master clocking mode	GCM(8:1) according to external MCLK clock frequency
E1 mode select	FMR1.PMOD = ´0´
Clock system configuration	CMR(3:1), GPC1; if COMP = ´0´ CMR(6:4) and GPC(6:2)
Specification of line interface	LIM0, LIM1, XPM(2:0)
Specification of transmit pulse mask	XPM(2:0) or TXP(16:1)
Line interface coding	FMR0.XC(1:0), FMR0.RC(1:0)
Loss-of-signal detection/recovery conditions	PCD, PCR, LIM1, LIM2
System clocking and data rate	SIC1.SSCC(1:0), SIC1.SSD1,FMR1.SSD0 CMR2.IRSP/IRSC/IXSP/IXSC
System interface multiplex mode	GPC1.SMM, GPC6.SSI16
Transmit offset counters	XC0.XCO, XC1.XTO
Receive offset counters	RC0.RCO, RC1.RTO
AIS to system interface	FMR2.DAIS/SAIS
Multi Function Port selection	PC(3:1)
Operational Set Up	
Select framing	FMR2.RFS(1:0), FMR1.XFS
Framing additions	RC1.ASY4, RC1.SWD
Synchronization mode	FMR1.AFR, FMR2.ALMF
Signaling mode	XSP, XSW, FMR1.ENSA, XSA(8:4), TSWM, MODE, CCR1, CCR2, RAH(2:1), RAL(2:1)

 Table 166
 Configuration Parameters (E1)

Features like channel loop-back, idle channel activation, extensions for signaling support, alarm simulation, etc. are activated later. Transmission of alarms (e.g. AIS, remote alarm) and control of synchronization in connection with consequent actions to remote end and internal system depend on the activation procedure selected.

Note: Read access to unused register addresses: value should be ignored. Write access to unused register addresses: should be avoided, or set to "00" hex. All control registers (except XFIFO, XS(16:1), CMDR, CMDR(4:2), DEC) are of type Read/Write.

### **Specific E1 Register Settings**

The following is a suggestion for a basic configuration to meet most of the E1 requirements. Depending on different applications and requirement any other configuration can be used.

······································		
FMR0.XC0/	The OctalFALC <sup>™</sup> supports requirements for the analog line interface as well as the	
FMR0.RC0/	digital line interface. For the analog line interface the codes AMI and HDB3 are	
LIM1.DRS	supported. For the digital line interface modes (dual- or single-rail) the OctalFALC <sup>™</sup>	
FMR3.CMI	supports AMI, HDB3, CMI (with and without HDB3 precoding) and NRZ.	
PCD = '0A <sub>H</sub> '	LOS detection after 176 consecutive "zeros" (fulfills G.775).	
PCR = ´15 <sub>H</sub> ´	LOS recovery after 22 "ones" in the PCD interval. (fulfills G.775).	
LIM1.RIL(2:0) = ´02 <sub>H</sub> ´	LOS threshold of 0.6 V (fulfills G.775).	

### Table 167 Line Interface Configuration (E1)

### E1 Framer Configuration

The selection of the following modes during the basic configuration supports the ETSI requirements for E-Bit Access, remote alarm and synchronization (please refer also to OctalFALC<sup>TM</sup> driver code of the evaluation system



EASY 22554 and application notes) and helps to reduce the software load. They are very helpful especially to meet requirements as specified in ETS300 011.

Table 168	Framer	Configuration (	(E1)	)
	i i anioi	Soundariation		

XSP.AXS = ´1´	ETS300 011 C4.x for instance requires the sending of E-Bits in TS0 if CRC4 errors have been detected. By programming XSP.AXS = $(1)$ the submultiframe status is inserted automatically in the next outgoing multiframe.
XSP.EBP = ´1´	If the OctalFALC <sup>TM</sup> has reached asynchronous state the E-Bit is cleared if $XSP.EBP = 0$ and set if $XSP.EBP = 1$ . ETS300 011 requires that the E-Bit is set in asynchronous state.
FMR2.AXRA = ´1´	The transmission of RAI via the line interface is done automatically by the OctalFALC <sup>TM</sup> in case of loss of frame alignment (FRS0.LFA = $(1)$ ). If basic framing has been reinstalled RAI is automatically reset.
FMR2.FRS(2:1) = ´10 <sub>b</sub> ´ FMR1.AFR = ´1´	In this mode a search of double framing is automatically restarted, if no CRC4 multiframing is found within 8 ms. Together with FMR2.AXRA = ´1´ this mode is essential to meet ETS300 011 and reduces the processor load heavily.
FMR2.ALMF = ´1´	The receiver initiates a new basic- and multiframing research if more than 914 CRC4 errors have been detected in one second.
FMR2.FRS(1:0) = ´11 <sub>b</sub> ´	In the interworking mode the OctalFALC <sup>TM</sup> stays in double framing format if no multiframe pattern is found in a time interval of 400 ms. This is also indicated by a 400 ms interrupt. Additionally the extended interworking mode (FMR3.EXTIW = $(1')$ ) will activate after 400 ms the remote alarm (FMR2.AXRA = $(1')$ ) and will still search the multiframing without switching completely to the double framing. A complete resynchronization in an 8 ms interval is not initiated.

### Table 169 HDLC Controller Configuration (E1)

MODE = '88 <sub>H</sub> ' MODE2= '88 <sub>H</sub> ' MODE3= '88 <sub>H</sub> '	HDLC channel 1 receiver active, no address comparison, attached to line side. HDLC channel 2 receiver active, no address comparison, attached to line side. HDLC channel 2 receiver active, no address comparison, attached to line side.	
CCR1 = '18 <sub>H</sub> '	Enable signaling via TS(31:0), interframe time fill with continuous flags (channel 1). Interframe time fill with continuous flags (channel 2).	
CCR3= ´08 <sub>H</sub> ´ CCR4= ´08 <sub>H</sub> ´	Interframe time fill with continuous flags (channel 3).	
IMR0.RME = '0' IMR0.RPF = '0' IMR1.XPR = '0' IMR4.RME2 = '0' IMR4.RPF2 = '0' IMR5.XPR2 = '0' IMR5.RME3 = '0' IMR5.RPF3 = '0'	Unmask interrupts for HDLC processor requests.	
RTR3.TS16 = ´1´ TTR3.TS16 = ´1´	Select TS16 for HDLC data reception and transmission.	
TSEO = ´00 <sub>H</sub> ´	Even and odd frames are used for HDLC reception and transmission. Select all bits of selected time slot (channel 1).	
TSBS1 = $FF_{H}$ TSBS2= $FF_{H}$ TSBS3= $FF_{H}$ TSS2= $01_{H}$ TSS3= $02_{H}$	Select all bits of selected time slot (channel 2). Select all bits of selected time slot (channel 3). Select time slot 1 for HDLC channel 2. Select time slot 2 for HDLC channel 3.	



### Table 170CAS-CC Configuration (E1)

XSP.CASEN = ´1´ CCR1.EITS = ´0´	Send CAS info stored in the XS(16:1) registers.
IMR0.CASC = ´0´	Enable interrupt with any data change in the RS(16:1) registers.

# Attention: After the device configuration a software reset must be executed by setting of bits CMDR.XRES/RRES.

### 11.5 Device Configuration in T1/J1 Mode

After reset, the OctalFALC<sup>TM</sup> is initialized for E1 doubleframe format. To configure T1/J1 mode, bit FMR1.PMOD has to be set high. After the internal clocking is settled to T1/J1mode (takes up to 20  $\mu$ s), the following register values are initialized:

### T1/J1 Initialization

For a correct start up of the primary access interface a set of parameters specific to the system and hardware environment must be programmed after  $\overline{\text{RES}}$  goes inactive (high). Both the basic and the operational parameters must be programmed **before** the activation procedure of the PCM line starts. Such procedures are specified in ITU-T recommendations (e.g. fault conditions and consequent actions). Setting optional parameters primarily makes sense when basic operation via the PCM line is guaranteed. **Table 171** gives an overview of the most important parameters in terms of signals and control bits which are to be programmed in one of the above steps. The sequence is recommended but not mandatory. Accordingly, parameters for the basic and operational set up, for example, can be programmed simultaneously. The bit FMR1.PMOD must always be kept high (otherwise E1 mode is selected). J1 mode is selected by additionally setting RC0.SJR = '1'.

Features like channel loop-back, idle channel activation, clear channel activation, extensions for signaling support, alarm simulation, etc. are activated later. Transmission of alarms (e.g. AIS, remote alarm) and control of synchronization in connection with consequent actions to remote end and internal system depend on the activation procedure selected.

Basic Set Up	T1	J1		
Master clocking mode	GCM(6:1) according to external MCLK clock frequency			
T1/J1 mode select	FMR1.PMOD = ´1´, RC0.SJR = ´0´	FMR1.PMOD = ´1´, RC0.SJR = ´1´		
Clock system configuration	CMR(3:1), GPC1; if COMP = ´0´ CM	R(6:4) and GPC(6:2)		
Specification of line interface	LIMO, LIM1,			
Specification of transmit pulse mask	XPM(2:0) or TXP(16:1)	XPM(2:0) or TXP(16:1)		
Line interface coding	FMR0.XC(1:0), FMR0.RC(1:0)			
Loss-of-signal detection/recovery conditions	PCD, PCR, LIM1, LIM2			
System clocking and data rate	SIC1.SSC(1:0), SIC1.SSD1, FMR1.	SSD0, CMR1.IRSP/IRSC/IXSP/IXSC		
System interface multiplex mode	GPC1.SMM, GPC6.SSI16			
Channel translation mode	FMR1.CTM			
Transmit offset counters	XC0.XCO, XC1.XTO			
Receive offset counters	RC0.RCO, RC1.RTO			
AIS to system interface	FMR2.DAIS/SAIS			
Multi Function Port selection	PC(3:1)			
Operational Set Up				
Select framing	FMR4.FM(1:0)			

### Table 171 Configuration Parameters (T1/J1)



Basic Set Up	T1	J1	
Framing additions	FMR1.CRC, FMR0.SF	FMR1.CRC, FMR0.SRAF	
Synchronization mode	FMR4.AUTO, FMR4.S	FMR4.AUTO, FMR4.SSC(1:0), FMR2.MCSP, FMR2.SSP	
Signaling mode	FMR5.EIBR, XC0.BRI RAH(2:1), RAL(2:1)	FMR5.EIBR, XC0.BRM, MODE, MODE2, MODE3, CCR1, CCR2, RAH(2:1), RAL(2:1)	

### Table 171 Configuration Parameters (T1/J1) (cont'd)

Note: Read access to unused register addresses: value should be ignored. Write access to unused register addresses: should be avoided, or set to '00<sub>H</sub>'. All control registers (except XFIFO, XS(12:1), CMDR, DEC) are of type read/write

### Specific T1/J1 Configuration

The following is a suggestion for a basic configuration to meet most of the T1/J1 requirements. Depending on different applications and requirements any other configuration can be used.

Register	Function	
FMR0.XC0/1 FMR0.RC0/1 LIM1.DRS CCB(3:1) SIC3.CMI	The OctalFALC <sup>™</sup> supports requirements for the analog line interface as well as the digital line interface. For the analog line interface the codes AMI (with and without bit 7stuffing) and B8ZS are supported. For the digital line interface modes (dual- or single-rail) the OctalFALC <sup>™</sup> supports AMI (with and without bit 7 stuffing), B8ZS (with and without B8ZS precoding) and NRZ.	
PCD = ´0A <sub>H</sub> ´	LOS detection after 176 consecutive "zeros" (fulfills G.775/Telcordia (Bellcore)/AT&T)	
PCR = ´15 <sub>H</sub> ´	LOS recovery after 22 "ones" in the PCD interval (fulfills G.775, Bellcore/AT&T).	
LIM1.RIL(2:0) = ´02 <sub>H</sub> ´	LOS threshold of 0.6 V (fulfills G.775).	
GCR.SCI = ´1´	Additional Recovery Interrupts. Help to meet alarm activation and deactivation conditions in time.	
LIM2.LOS1 = ´1´	Automatic pulse-density check on 15 consecutive zeros for LOS recovery condition (Bellcore requirement)	

#### Table 172 Line Interface Configuration (T1/J1)

Register	Function		
	T1	J1	
FMR4.SSC(1:0)	Selection of framing sync conditions	1	
FMR4.FM(1:0)	Select framing format		
FMR2.AXRA = ´1´	The transmission of RAI via the line interface is done automatically by the OctalFALC <sup>™</sup> in case of Loss of Frame Alignment (FRS0.LFA = ´1´). If framing has been reinstalled RAI is automatically reset		
FMR4.AUTO = ´1	Automatic synchronization in case of definite framing candidate (FRS0.FSRF). In case of multiple framing candidates and CRC6 errors different resynchronization conditions can be programmed via FMR2.MCSP/SSP.		
RCO.SJR <sup>1)</sup> = ´1´ FMR0.SRAF = ´0´ XSW.XRA = ´1´		Remote alarm handling via DL-channel according to ITU-T JG.704 using pattern "11111111111111111111	
RCO.SJR = ´0´	CRC6 calculation without FS/DL-bits		
RCO.SJR = ´1´	CRC6 calculation including FS/DL-bits		



Table 173Framer Configuration (T1/J1) (cont'd)

Register	Function	
	T1	J1
FMR4.AUTO = ´1´	Automatic synchronization in case of definite framing candidate (FRS0.FSRF). In case of multiple framing candidates and CRC6 errors different resynchronization conditions can be programmed via FMR2.MCSP/SSP.	
FMR4.SSC1 = ´1´ FMR4.SSC0 = ´1´ FMR2.MCSP = ´0´ FMR2.SSP = ´1´	Synchronization and resynchronization conditions, for details see register description	

1) Remote alarm handling and CRC6 calculation are commonly selected by RC0.SJR

### Table 174 HDLC Controller Configuration (T1/J1)

MODE = ´88 <sub>H</sub> ´ MODE2= ´88 <sub>H</sub> ´ MODE3= ´88 <sub>H</sub> ´	HDLC channel 1 receiver active, no address comparison. HDLC channel 2 receiver active, no address comparison. HDLC channel 2 receiver active, no address comparison.
CCR1 = '18 <sub>H</sub> '	Enable signaling via TS(24:1), interframe time fill with continuous flags (channel 1). Interframe time fill with continuous flags (channel 2).
CCR3= ´08 <sub>H</sub> ´ CCR4= ´08 <sub>H</sub> ´	Interframe time fill with continuous flags (channel 3).
IMR0.RME = '0' IMR0.RPF = '0' IMR1.XPR = '0' IMR4.RME2 = '0' IMR4.RPF2 = '0' IMR5.XPR2 = '0' IMR5.RME3 = '0' IMR5.RPF3 = '0' IMR5.XPR3 = '0'	Unmask interrupts for HDLC processor requests.
RTR4.0 = ´1´ TTR4.0 = ´1´	Select time slot 24 for HDLC data reception and transmission.
TSEO = '00 <sub>H</sub> '	Even and odd frames are used for HDLC reception and transmission. Select all bits of selected time slot (channel 1).
TSBS1 = ′FF <sub>H</sub> ′	Select all bits of selected time slot (channel 2).
TSBS2 = ´FF <sub>H</sub> ´	Select all bits of selected time slot (channel 3).
TSBS3 = $FF_{H}$	Select time slot 1 for HDLC channel 2.
TSS2 = ′01 <sub>H</sub> ′	Select time slot 2 for HDLC channel 3.
TSS3 = ´02 <sub>H</sub> ´	

### Table 175 Configuration of the CAS-BR Controller (T1/J1)

FMR5.EIBR = ´1´	Enable CAS-BR Mode Send CAS-BR information stored in XS(12:1)
IMR1.CASE = ´0´ IMR0.RSC = ´0´	Enable interrupts which indicate the access to the $XS(12:1)$ CAS-BR registers and any data change in RS(12:1)

Note: After the device configuration a software reset should be executed by setting of bits CMDR.XRES/RRES.



## 11.6 Device Configuration for Digital Clock Interface Mode (DCIM)

The following table shows the necessary configuration for the Digital Clock Interface Mode (DCIM), see ITU-T G.703 11/2001, chapter 13. The receive clock at RL1/RL2 (2.048MHz) is supported at multi function port RPC. The transmit clock at SCLKX (2.048MHz) is transmitted at XL1/XL2.

DCIM mode is standardized only for 2.048 MHz (E1 mode, FMR1.PMOD = (0)). The OctalFALC<sup>TM</sup> can handle also 1.544MHz if FMR1.PMOD = (1).

FMR1.PMOD	Selects 2.048 MHz or 1.544 MHz, see text above
LIM0.DCIM = ´1´	Selects DCIM mode.
LIM1.RL = ´0´	TX clock mode.
CMR1.DXSS = ´0´	
CMR1.DXJA = ´0´	
LIM1.DRS = ´0´ FMR0.RC(1:0) = ´10 <sub>b</sub> ´	Line interface mode RX
FMR0.XC(1:0) = '10 <sub>b</sub> '	Line interface mode TX
PC1.RPC1(3:0) = ´1111 <sub>b</sub> ´	Select RCLK as output
PC5.CRP = ´1´	
CMR1.DRSS(1:0) or CMR5.DRSS(2:0) : select the appropriate channel	RX clock mode
CMR1.DCS = ´1´	
LIM0.MAS = ´0´	
$CMR1.RS(1:0) = 10_{b}$ or $CMR4.RS(2:0) = 010_{b}$	
GCM(1:8) see Chapter 3.4.6 and GCM6_E	Configure clock system
LIM2.SCF, CMR6.SCFX, CMR2.ECFAX, CMR2.ECFAR, CMR3:CFAX(3:0), CMR3.CFAR(3:0), CMR4.IAR(4:0), CMR5.IAX(4:0): see Chapter 3.6.5 and Table 15	Configure DCO-X and DCO-R
$SIC1.RBS(1:0) = 10_b$ $SIC1.XBS(1:0) = 11_b$	Configure elastic buffers

### Table 176 Device Configuration for DCIM Mode



## 12 Signaling Controller Operating Modes

The three HDLC controllers can be programmed to operate in various modes, which are different in the treatment of the HDLC frame in receive direction. Thus, the receive data flow and the address recognition features can be performed in a very flexible way, to satisfy almost any practical requirements.

There are 4 different operating modes which can be set via the mode registers (MODE, MODE2 and MODE3).

If not mentioned otherwise, all functions described for HDLC channel 1 apply to channel 2 and 3 as well.

## 12.1 HDLC Mode

All frames with valid addresses are forwarded directly via the RFIFO to the system memory.

Depending on the selected address mode, the OctalFALC<sup>™</sup> can perform a 1- or 2-byte address recognition (MODE.MDS0).

If a 2-byte address field is selected, the high address byte is compared to the fixed value FEH or FCH (group address) as well as with two individually programmable values in RAH1 and RAH2 registers. According to the ISDN LAPD protocol, bit 1 of the high byte address is interpreted as command/response bit (C/R) and is excluded from the address comparison.

Similarly, two compare values can be programmed in special registers (RAL1, RAL2) for the low address byte. A valid address is recognized in case the high and low byte of the address field correspond to one of the compare values. Thus, the OctalFALC<sup>TM</sup> can be called (addressed) with 6 different address combinations. HDLC frames with address fields that do not match any of the address combinations, are ignored by the OctalFALC<sup>TM</sup>.

In case of a 1-byte address, RAL1 and RAL2 are used as compare registers. The HDLC control field, data in the I-field and an additional status byte are temporarily stored in the RFIFO. Additional information can also be read from a special register (RSIS).

As defined by the HDLC protocol, the OctalFALC<sup>™</sup> performs the zero bit insertion/deletion (bit stuffing) in the transmit/receive data stream automatically. That means, it is guaranteed that at least one "0" will appear after 5 consecutive "1"s.

## 12.1.1 Non-Auto Mode

 $(MODE.MDS(2:1) = 01_{b}; MODE2.MDS22.21 = 01_{b}; MODE3.MDS32.31 = 01_{b})$ 

Characteristics: address recognition, flag- and CRC generation/check, bit stuffing

All frames with valid addresses are forwarded directly via the RFIFO (RFIFO2, RFIFO3) to the system memory.

## 12.1.2 Transparent Mode 1

(MODE.MDS(2:0) = '101<sub>b</sub>'; MODE2.MDS2(2:0) = '101<sub>b</sub>'; MODE3.MDS3(2:0) = '101<sub>b</sub>')

Characteristics: address recognition, flag- and CRC generation/check, bit stuffing

Only the high byte of a 2-byte address field is compared to registers RAH(2:1). The whole frame excluding the first address byte is stored in RFIFO (RFIFO2, RFIFO3).

## 12.1.3 Transparent Mode 0

(MODE.MDS(2:0) =  $(100_b)$ ; MODE2.MDS2(2:0)= $(100_b)$ ; MODE3.MDS3(2:0)= $(100_b)$ ) Characteristics: flag- and CRC generation/check, bit stuffing No address recognition is performed and each frame is stored in the RFIFO (RFIFO2, RFIFO3).

### 12.1.4 SS7 Support

SS7 protocol is supported for channel 1 only by means of several hardware features.



## 12.1.5 Receive Data Flow

The following figure gives an overview of the management of the received HDLC frames in the different operating modes.


MODE.MDS(2:0)	FLAG	AD	DR	CTRL	DA		CRC	FLAG
0 1 1 Non-Auto	o/16	RAH1,2 ◀ → 2)	RAL1,2 ◀ → → 2)			RFIFO	1)	
							RSIS	
0 1 0 Non-Aut	0/8	RAH1,2 ◀ → → 2)	х			RFIFO	1)	
	0/0	2)					RSIS	
1 0 1 Transpare	ant 1	RAH1,2 ◀ →				RFIFO	1)	
i u i franspare		2)					RSIS	
1 0 0 Transpare	ant 0					RFIFO	1)	
i u u manspare							RSIS	
Description of Symbols	:				8-bit addr d starts h			
<ul> <li>compared wit</li> <li>stored in FIFC</li> </ul>			1) CRC	is optior	nally store	CCR2 CCR3	of HDLC channel 2.RCRC = 1 (cha 3.RCRC2 = 1 (cha 4.RCRC3 = 1 (cha	nnel 1) nnel 2)
			2) Add	ress is op	otionally s	CCR2 CCR3	FO of HDLC chan 2.RADD = 1 (cha 3.RADD2 = 1 (cha 4.RADD3 = 1 (cha	nnel 1) nnel 2)

Figure 126 HDLC Receive Data Flow

### 12.1.6 Transmit Data Flow

The frames can be transmitted as shown below.





### Figure 127 HDLC Transmit Data Flow

Transmitting a HDLC frame via register CMDR.XTF (or CMDR2.XTF2/CMDR3.XTF3 for channel 2/3), the address, the control fields and the data field have to be entered in the XFIFO (XFIFO2, XFIFO3).

If CCR2.XCRC (or CCR3.XCRC2/CCR4.XCRC3 for channel 2/3) is set, the CRC checksum will not be generated internally. The checksum has to be provided via the transmit FIFO (XFIFO, XFIFO2, XFIFO3) as the last two bytes. The transmitted frame is closed automatically with a closing flag only.

The OctalFALC<sup>™</sup> does not check whether the length of the frame, i.e. the number of bytes to be transmitted makes sense or not.

### 12.2 Extended Transparent Mode

Characteristics: fully transparent

In no HDLC mode, fully transparent data transmission/reception without HDLC framing is performed, i.e. without flag generation/recognition, CRC generation/check, or bit stuffing. This feature can be profitably used e.g. for:

- Specific protocol variations
- Transmission of a BOM frame (channel 1 only)
- Test purposes

Data transmission is always performed out of the XFIFO (XFIFO2, XFIFO3). In transparent mode, the receive data is shifted into the RFIFO (RFIFO2, RFIFO3).

Note: If a 1-byte frame is sent in extended transparent mode, in addition to interrupt ISR1.XPR (transmit pool ready) the interrupt ISR1.XDU (transmit buffer underrun) is set and XFIFO is blocked.

### 12.3 Signaling Controller Functions

### 12.3.1 Transparent Transmission and Reception

When programmed in the extended transparent mode via the MODE registers (MODE.MDS(2:0) =  $(111_b)$ , MODE2.MDS2(2:0)= $(111_b)$ , MODE3.MDS3(2:0)= $(111_b)$ , the OctalFALC<sup>TM</sup> performs fully transparent data transmission and reception without HDLC framing, i.e. without

- Flag insertion and deletion
- CRC generation and checking
- Bit stuffing

In order to enable fully transparent data transfer, bit MODE.HRAC (MODE2.HRAC2, MODE3.HRAC3) has to be set.

Received data is always shifted into RFIFO (RFIFO2, RFIFO3).

Data transmission is always performed out of XFIFO (XFIFO2, XFIFO3) by shifting the contents of XFIFO into the outgoing data stream directly. Transmission is initiated by setting CMDR.XTF ('04<sub>H</sub>'). A synchronization byte 'FF<sub>H</sub>' is sent automatically before the first byte of the XFIFO is transmitted.



### Cyclic Transmission (fully transparent)

If the extended transparent mode is selected, the OctalFALC<sup>™</sup> supports the continuous transmission of the contents of the transmit FIFOs.

After having written 1 up to 64 bytes to XFIFO (XFIFO2, XFIFO3), the command XREP&XTF (CMDR =  $(00100100_{b}) = (24_{H})$ ) forces the OctalFALC<sup>TM</sup> to transmit the data stored in XFIFO to the remote end repeatedly.

Note: The cyclic transmission continues until a reset command (CMDR.SRES) is issued or with resetting of CMDR.XREP, after which continuous "1"s are transmitted. During cyclic transmission the XREP-bit has to be set with every write operation to CMDR. The same handling applies to CMDR2 and CMDR3 for HDLC channels 2 an 3.

### 12.3.2 CRC on/off Features

As an option in HDLC mode the internal handling of the received and transmitted CRC checksum can be influenced via control bits CCR2.RCRC and CCR2.XCRC (channel 2: CCR3.RCRC2, CCR3.XCRC2, channel 3: CCR4.RCRC3, CCR4.XCRC3).

Receive Direction

The received CRC checksum is always assumed to be in the 2 last bytes of a frame (CRC-ITU), immediately preceding a closing flag. If CCR2.RCRC is set, the received CRC checksum is written to RFIFO where it precedes the frame status byte (contents of register RSIS). The received CRC checksum is additionally checked for correctness. If HDLC mode is selected, the limits for "Valid Frame" check are modified (refer to description of bit RSIS.VFR).

Transmit Direction

If CCR2.XCRC is set, the CRC checksum is not generated internally. The checksum has to be provided via the transmit FIFO (XFIFO) as the last two bytes. The transmitted frame is closed automatically by a closing flag only. The OctalFALC<sup>TM</sup> does not check whether the length of the frame, i.e. the number of bytes to be transmitted is valid or not.

### 12.3.3 Receive Address Pushed to RFIFO

The address field of received frames can be pushed to the receive FIFOs (first one or two bytes of a frame). This function is used together with extended address recognition. It is enabled by setting control bit CCR2.RADD (CCR3.RADD2, CCR4.RADD3).

### 12.3.4 HDLC Data Transmission

In transmit direction 2 x 64 byte FIFO buffers are provided for each HDLC channel. After checking the XFIFO status by polling bit SIS.XFW (SIS2.XFW2, SIS3,XFW3) or after an interrupt ISR1.XPR (ISR5.XPR2, ISR5.XPR3, Transmit Pool Ready), up to 32 bytes can be entered by the external micro controller to the XFIFOs.


The transmission of a frame can be started by issuing a XTF or XHF command via the command registers. If the transmit command does not include an end of message indication (CMDR.XME, CMDR3.XME2, CMDR4.XME3), the OctalFALC<sup>TM</sup> will repeatedly request for the next data block by means of an XPR interrupt as soon as no more than 64bytes are stored in the XFIFO, i.e. a 32-byte pool is accessible to the external micro controller.

This process is repeated until the external micro controller indicates the end of message by XME command, after which frame transmission is finished correctly by appending the CRC and closing flag sequence. Consecutive frames can share a flag, or can be transmitted as back-to-back frames, if service of the XFIFOs is fast enough.

In case no more data is available in the XFIFOs prior to the arrival of XME, the transmission of the frame is terminated with an abort sequence and the external micro controller is notified by interrupt ISR1.XDU (ISR4.XDU2, ISR5.XDU3). The frame can be aborted by software using CMDR.SRES (CMDR3.SRES2, CMDR4.SRES3).

The data transmission sequence, from the external micro controller's point of view, is outlined in Figure 128.





### Figure 128 Interrupt Driven Data Transmission (flow diagram)

The activities at both serial and external micro controller interface during frame transmission (supposed frame length = 70 bytes) shown in **Figure 129**.




Figure 129 Interrupt Driven Transmission Example

### 12.3.5 HDLC Data Reception

Up to 2 x 64 byte FIFO buffers are also provided in receive direction for each HDLC channel. There are different interrupt indications concerned with the reception of data:

- RPF (RPF2, RPF3, receive pool full) interrupt, indicating that a 64-byte block of data can be read from RFIFO (RFIFO2, RFIFO3) and the received message is not yet complete.
- RME (RME2, RME3, receive message end) interrupt, indicating that the reception of one message is completed.

The following figure gives an example of a reception sequence, assuming that a "long" frame (66 bytes) followed by two short frames (6 bytes each) are received.






Figure 130 Interrupt Driven Reception Sequence Example

## 12.3.6 S<sub>a</sub>-bit Access (E1)

The OctalFALC<sup>TM</sup> supports the S<sub>a</sub>-bit signaling of time slot 0 of every other frame as follows:

- Access via registers RSW/XSW
- Access via registers RSA(8:4)/XSA(8:4) capable of storing the information for a complete multiframe
- Access via the 64 byte deep receive/transmit FIFO of the integrated signaling controller (HDLC channel 1 only). This Sa-bit access gives the opportunity to transmit/receive a transparent bit stream as well as HDLC frames where the signaling controller automatically processes the HDLC protocol. Enabling is done by setting of bit CCR1.EITS and resetting of registers TTR(4:1), RTR(4:1) and FMR1.ENSA. Data written to the XFIFO will be transmitted subsequently in the Sa-bit positions defined by register XC0.SA8E to SA84E and the corresponding bits of TSWM.TSA(8:4). Any combination of Sa-bits can be selected. After the data has been sent out completely an "all ones" or Flags (CCR1.ITF) is transmitted. The continuous transmission of a transparent bit stream, which is stored in the XFIFO, can be enabled. With the setting of bit MODE.HRAC the received Sa-bits can be forwarded to the receive FIFO. The access to and from the FIFOs is supported by ISR0.RME/RPF and ISR1.XPR/ALS.

## 12.3.7 Bit Oriented Message Mode (T1/J1)


The OctalFALC<sup>TM</sup> supports signaling and maintenance functions for T1/J1 primary rate Interfaces using the Extended Super Frame format. The HDLC channel 1 of the device supports the DL-channel protocol for ESF format according to T1.403-1989 ANSI or to AT&T TR54016 specification. The HDLC and Bit Oriented Message (BOM) -Receiver can be switched on/off independently. If the OctalFALC<sup>TM</sup> is used for HDLC formats only, the BOM receiver has to be switched off. If HDLC and BOM receiver has been switched on (MODE.HRAC/BRAC), an automatic switching between HDLC and BOM mode is enabled. Storing of received DL-bit information in the RFIFO of the signaling controller and transmitting the XFIFO contents in the DL-bit positions is enabled by CCR1.EDLX/EITS = '10<sub>b</sub>'. After hardware-reset (pin RES low) or software-reset (CMDR.RRES = '1') the OctalFALC<sup>TM</sup> operates in HDLC mode. If eight or more consecutive ones are detected, the BOM mode is entered. Upon detection of a flag in the data stream, the OctalFALC<sup>TM</sup> switches back to HDLC mode. Operating in BOM mode, the OctalFALC<sup>TM</sup> is able to receive an HDLC frame immediately, i.e. without any preceding flags.

In BOM mode, the following byte format is assumed (the left most bit is received first;  $(11111110xxxxxx0_{b})$ ).

The OctalFALC<sup>TM</sup> uses the  $FF_{H}$  byte for synchronization, the next byte is stored in RFIFO (first bit received: LSB) if it starts and ends with a 0. Bytes starting and ending with a 1 are not stored. If there are no 8 consecutive ones detected within 32 bits, an interrupt is generated. However, byte sampling is not stopped.



### Byte sampling in BOM Mode (T1/J1)



### Figure 131 BOM Mode

Three different BOM reception modes can be programmed (CCR1.BRM, CCR2.RBFE).

### **10 Byte Packets**

CCR1.BRM = ´0´

After storing 10 bytes in RFIFO the receive status byte marking a BOM frame (RSIS.HFR) is added as the eleventh byte and an interrupt (ISR0.RME) is generated. The sampling of data bytes continues and interrupts are generated every 10 bytes until an HDLC flag is detected.

### **Continuous Reception**

#### CCR1.BRM = ´1´

Interrupts are generated every 64 (32, 16, 4, 2) bytes. After detecting an HDLC flag, byte sampling is stopped, the receive status byte is stored in RFIFO and an RME interrupt is generated.

Reception with enabled BOM filter: CCR2.RBFE = '1' The BOM receiver will only accept BOM frames after detecting 7 out of 10 equal BOM pattern. The BOM pattern is stored in the RFIFO adding a receive status byte, marking a BOM frame (RSIS.HFR) and generating an interrupt status ISR0.RME. The current state of the BOM receiver is indicated in register SIS.IVB. When the valid BOM pattern disappears an interrupt ISR0.BIV is generated.

The user can switch between these modes at any time. Byte sampling can be stopped by deactivating the BOM receiver (MODE.BRAC). In this case the receive status byte is added, an interrupt is generated and HDLC mode is entered. Whether the OctalFALC<sup>™</sup> operates in HDLC or BOM mode are checked by reading the signaling status register (SIS.BOM).



### Appendix

## 13 Appendix

## **13.1 Protection Circuitry**

The design in **Figure 132** shows an example of how to build up a generic E1/T1/J1 platform. The circuit shown has been successfully checked against ITU-T K.20 and K.21 lightning surge tests (basic level).




Figure 132 Protection Circuitry Examples (shown for one channel)

### **13.2** Application Notes

Several application notes and technical documentation provide additional information. Online access to supporting information is available on the internet page:

### http://www.infineon.com/octalfalc

On the same page you find as well the

• Boundary Scan File for OctalFALC<sup>™</sup> Version 1.1 (BSDL File)

## 13.3 Software Support

The following software package is provided together with the OctalFALC<sup>™</sup> Reference System EASY 22558:

- E1 and T1 driver functions supporting different ETSI, AT&T and Telcordia (former: Bellcore) requirements. This driver software supports line attenuation up to 43 dB for E1.
- IBIS model for OctalFALC<sup>™</sup> Version 1.1 (according to ANSI/EIA-656)
- "Flexible Master Clock Calculator", which calculates the required settings for the registers GCM(1:8) depending on the external master clock frequency (MCLK)
- "External Line Front End Calculator", which provides an easy method to optimize the external components depending on the selected application type. r

The both calculators run under a Win9x/NT environment. Calculation results are traced an can be stored in a file or printed out for documentation.

Screen shots of both programs are shown in Figure 133 and Figure 134 below.



### Appendix



Figure 133 Screen Shot of the "Master Clock Frequency Calculator"



### Appendix




Figure 134 Screen Shot of the "External Line Frontend Calculator"



# Terminology

Α	
A/D	Analog to digital
ADC	Analog to Digital Converter
AIS	Alarm Indication Signal (blue alarm)
AGC	Automatic Gain Control
ALOS	Analog Loss Of Signal
AMI	Alternate Mark Inversion
ANSI	American National Standards Institute
ATM	Asynchronous Transfer Mode
AUXP	AUXiliary Pattern
В	
B8ZS	Binary 8 Zero Supression (Line coding to avoid too long strings of consecutive "0")
BEC	Bit Error Counter
BER	Bit Error Rate
BFA	Basic Frame Alignment
BOM	Bit Oriented Message (Out-band loop code)
Bellcore	Bell Communications Research
BPV	BiPolar Violation
BR	Bit-Robbing
BSN	Backward Sequence Number
С	
CAS	Channel Associated Signaling
CAS-BR	Channel Associated Signaling - Bit Robbing
CAS-CC	Channel Associated Signaling - Common Channel
CCS	Common Channel Signaling
CDR	Clock and Data Recovery
CIS	Channel Interrupt Status
CMI	Coded Mark Inversion code (also known as 1T2B code)
CR	Command/Response (special bit in PPR)
CRC	Cyclic Redundancy Check
CSU	Channel service unit
CVC	Code violation counter
D	
D/A	Digital to Analog
DAC	Digital to Analog Converter
DCIM	Digital Clock Interface Mode
DCO	Digitally Controlled Oscillator
DCO-R	DCO of receiver
DCO-X	DCO of transmitter
DL	Digital Loop
DPLL	Digitally controlled Phase Locked Loop



DS1	Digital Signal level 1
E	
EA	Extended Address (special bit in PPR)
ESD	ElectroStatic Discharge
EASY	Evaluation system for FALC products
ESF	Extended SuperFrame (F24) format
EQ	EQualizer
ETSI	European Telecommunication Standards Institute
F	
FALC®	Framing And Line interface Component
FAS	Frame Alignment Sequence
FCC	US Federal Communication Commission
FCS	Frame Check Sequence (used in PPR)
FEC	Frame Error Counter
FISU	Fill In Signaling Unit
FIFO	First In First Out buffer
FPS	Framing Pattern Sequence
FSN	Forward Sequence Number
G	
GIS	Global Interrupt Status
н	
HBM	Human body model for ESD classification
HDB3	High density bipolar of order 3
HDLC	High level Data Link Control
I	
IBIS	I/O buffer information specification (ANSI/EIA-656)
IBL	In Band Loop
ISDN	Integrated Services Digital Network
ITU	International Telecommunications Group
J	
JATT	Jitter ATTenuator
JTAG	Joined Test Action Group
L	
LAPD	Link Access Procedure on D-channel
LBO	Line Build Out
LCV	Line Code Violation
LIU	Line Interface Unit
LFA	Loss of Frame Alignment
LL	Local Loop
LLB	Line Loop Back
LOS	Loss of Signal (red alarm)
LSB	Least Significant Bit
LSSU	Link status signaling unit



М	
MF	MultiFrame
MFP	Multi Function Port
MSB	Most Significant Bit
MSU	Message Signaling Unit
MUX	MUltipleXer
Ν	
NRZ	Non Return to Zero signal
Р	
PCM	Pulse Code Modulation
PD	Pull Down resistor
PDV	Pulse Density Violation
PLB	Payload Loop Back
PLL	Phase Locked Loop
PMQFP	Plastic Metric Quad Flat Pack (device package)
PPR	Periodical Performance Report
PRBS	Pseudo Random Binary Sequence
PTQFP	Plastic Thin Metric Quad Flat Pack (device package)
PU	Pull Up resistor
R	
RAI	Remote Alarm Indication (yellow alarm)
RAM	Random Access Memory
RDI	Remote Defect Indication
RL	Remote Loop
RLM	Receive Line Monitoring
ROM	Read-Only Memory
RX	Receiver
S	
SAPI	Service Access Point Identifier (special octet in PPR)
SCI	Serial ControlInterface
SF	SuperFrame
SPI	Serial Peripheral Interface
SS7	Signaling System #7
Sidactor	Overvoltage protection device for transmission lines
т	
TAP	Test Access Port
TEI	Terminal Endpoint Identifier (special octet in PPR)
TS	Time Slot
ТХ	Transmitter
U	
UI	Unit Interval
Z	
ZCS	Zero Code Suppression



## Index

## Α

Alarm Simulation 154, 205 Application Notes 677 Applications 21, 23

## В

Bit Oriented Message 675 Bit Oriented Messages 166 Bit Robbing 165, 166 Boundary Scan 74, 91, 639, 677 BSN 122, 164

## С

CAS 123, 165, 166, 666 Channel Associated Signaling 123, 124, 125 Clear Channel 107, 165, 166, 181 Clock and Data Recovery 98 Clock Synchronization 53 Clocking Unit 93, 94, 97 CRC16 121, 122, 163, 164 CRC-Multiframe 128

## D

D4 170, 173 Data Bus Width 28, 30, 31, 32, 33, 34, 35, 36, 37 Data Link Bit Receive 62 Data Link Bit Transmit 67, 68 Data Strobe 27 Defect Insertion 154, 205 DLX 67, 68 Doubleframe Format 126

## Ε

Elastic Buffer 117, 119, 157, 160 Error counter 135, 180 ESD 634 ESF 168, 170, 174

## F

F12 170 F24 168, 170, 174 F4 172 F72 170 FIFO Structure 81, 85, 86 FISU 121, 122, 163, 164 Frame Aligner 20 Frame Synchronous Pulse 63 FSN 122, 164

## Η

HDLC 665, 670

# I

IBIS Model 677 IEEE 1149.1 91 In-Band Loop 136, 182 Initialization in E1 Mode 662 Initialization in T1/J1 Mode 666 Interrupt Interface 88 IPC 90

## J

J1-Features 205 Jitter 98, 108, 115, 155 JTAG 74

## L

Line Build-Out 109 Line Coding 101, 115, 155 Line Interface 19, 29, 645, 646 Line Monitoring 102 Local Loop 153, 204 LOS 637 Loss of Signal 115, 155 LSSU 121, 163

## Μ

Master Clock 53, 93, 94 Microprocessor Interface 21, 79, 641 MSU 121, 163 Multifunction Port 61, 64, 65, 66, 68, 69, 70

## 0

One-Second Timer 54, 135, 181

## Ρ

Payload Loop Back 153, 203 Performance Monitoring 178 Periodical Performance Report 168 Power Supply 61, 70 PPR 168 Protection 677 Pseudo-Random Bit Sequence 150, 201 Pulse Density 184 Pulse Shaper 109 Pulse Template 655, 656

## R

Read Enable 27 Read/Write Enable 28 Receive Clock Input 30, 31, 32, 33, 34, 35, 36, 37 Receive Data Input 25, 27, 29, 30, 31, 32, 33, 34, 35, 36, 37



## Index

Receive Data Out 54, 55, 56, 57, 58 Receive Equalization Network 98 Receive Frame Marker 61 Receive Line Attenuation Indication 98 Receive Line Interface 97 Receive Multiframe Begin 62 Receive Optical Interface 27, 29, 30, 31, 32, 33, 34, 35, 36 Receive Signaling Data 62 Receive Signaling Marker 62 Remote Loop 152, 203 Reset 661, 663 RFM 61 RMFB 62

## S

Sa bit Access 675 SF 173 Signaling Controller 20, 161 Single Channel Loop Back 153, 204 SLC96 170, 175 Software 677 SS7 163 SU 121, 122, 163, 164 Supply voltage 634, 635 Synchronous Pulse Receive 61 Synchronous Pulse Transmit 66 SYPX 66 System Clock Receive 54, 55, 56, 57, 58 System Clock Transmit 24, 25, 58, 59, 60, 61, 63, 64, 65,66 System Interface 138, 184, 648

# Т

TCLK 67 **Test Access Port 91** Test Clock 74 Test Data Input 74 Test Data Output 74 Test Mode Select 74 Test Reset 74 Time-Slot Assigner 149, 200 Transmit Clock 67, 68 Transmit Data In 58, 59, 60 Transmit Data Output 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53 Transmit Frame Marker 39, 41, 43, 45, 47, 49, 51, 53 Transmit Line Interface 106 Transmit Line Monitor 112 **Transmit Line Tristate 68** Transmit Multiframe Begin 67 Transmit Multiframe Synchronization 66

Transmit Optical Interface 38, 40, 42, 44, 46, 48, 50, 52 Transmit Signaling Data 67 Transmit Signaling Marker 67 Transparent Mode 672

## V

VIS 90

## W

Write Enable 28

## Χ

XCLK 67, 68 XLT 68 XMFB 67 XMFS 66 XSIG 67 XSIGM 67

www.infineon.com